Searched hist:d5b9ee7b514ee2f3df649fe38d01494ad7a8b956 (Results 1 – 5 of 5) sorted by relevance
/openbmc/linux/arch/powerpc/boot/dts/ |
H A D | klondike.dts | d5b9ee7b514ee2f3df649fe38d01494ad7a8b956 Mon Nov 28 15:01:41 CST 2011 Tanmay Inamdar <tinamdar@apm.com> powerpc/40x: Add APM8018X SOC support
The AppliedMicro APM8018X embedded processor targets embedded applications that require low power and a small footprint. It features a PowerPC 405 processor core built in a 65nm low-power CMOS process with a five-stage pipeline executing up to one instruction per cycle. The family has 128-kbytes of on-chip memory, a 128-bit local bus and on-chip DDR2 SDRAM controller with 16-bit interface.
Signed-off-by: Tanmay Inamdar <tinamdar@apm.com> Signed-off-by: Josh Boyer <jwboyer@gmail.com>
|
/openbmc/linux/arch/powerpc/configs/40x/ |
H A D | klondike_defconfig | d5b9ee7b514ee2f3df649fe38d01494ad7a8b956 Mon Nov 28 15:01:41 CST 2011 Tanmay Inamdar <tinamdar@apm.com> powerpc/40x: Add APM8018X SOC support
The AppliedMicro APM8018X embedded processor targets embedded applications that require low power and a small footprint. It features a PowerPC 405 processor core built in a 65nm low-power CMOS process with a five-stage pipeline executing up to one instruction per cycle. The family has 128-kbytes of on-chip memory, a 128-bit local bus and on-chip DDR2 SDRAM controller with 16-bit interface.
Signed-off-by: Tanmay Inamdar <tinamdar@apm.com> Signed-off-by: Josh Boyer <jwboyer@gmail.com>
|
/openbmc/linux/arch/powerpc/platforms/40x/ |
H A D | ppc40x_simple.c | diff d5b9ee7b514ee2f3df649fe38d01494ad7a8b956 Mon Nov 28 15:01:41 CST 2011 Tanmay Inamdar <tinamdar@apm.com> powerpc/40x: Add APM8018X SOC support
The AppliedMicro APM8018X embedded processor targets embedded applications that require low power and a small footprint. It features a PowerPC 405 processor core built in a 65nm low-power CMOS process with a five-stage pipeline executing up to one instruction per cycle. The family has 128-kbytes of on-chip memory, a 128-bit local bus and on-chip DDR2 SDRAM controller with 16-bit interface.
Signed-off-by: Tanmay Inamdar <tinamdar@apm.com> Signed-off-by: Josh Boyer <jwboyer@gmail.com>
|
H A D | Kconfig | diff d5b9ee7b514ee2f3df649fe38d01494ad7a8b956 Mon Nov 28 15:01:41 CST 2011 Tanmay Inamdar <tinamdar@apm.com> powerpc/40x: Add APM8018X SOC support
The AppliedMicro APM8018X embedded processor targets embedded applications that require low power and a small footprint. It features a PowerPC 405 processor core built in a 65nm low-power CMOS process with a five-stage pipeline executing up to one instruction per cycle. The family has 128-kbytes of on-chip memory, a 128-bit local bus and on-chip DDR2 SDRAM controller with 16-bit interface.
Signed-off-by: Tanmay Inamdar <tinamdar@apm.com> Signed-off-by: Josh Boyer <jwboyer@gmail.com>
|
/openbmc/linux/arch/powerpc/kernel/ |
H A D | cputable.c | diff d5b9ee7b514ee2f3df649fe38d01494ad7a8b956 Mon Nov 28 15:01:41 CST 2011 Tanmay Inamdar <tinamdar@apm.com> powerpc/40x: Add APM8018X SOC support
The AppliedMicro APM8018X embedded processor targets embedded applications that require low power and a small footprint. It features a PowerPC 405 processor core built in a 65nm low-power CMOS process with a five-stage pipeline executing up to one instruction per cycle. The family has 128-kbytes of on-chip memory, a 128-bit local bus and on-chip DDR2 SDRAM controller with 16-bit interface.
Signed-off-by: Tanmay Inamdar <tinamdar@apm.com> Signed-off-by: Josh Boyer <jwboyer@gmail.com>
|