Searched hist:d4263b8adb5bd940c95cbaebaa0da9eaf759bfed (Results 1 – 1 of 1) sorted by relevance
| /openbmc/u-boot/drivers/ddr/fsl/ |
| H A D | ctrl_regs.c | diff d4263b8adb5bd940c95cbaebaa0da9eaf759bfed Mon Jun 03 14:39:06 CDT 2013 York Sun <yorksun@freescale.com> powerpc/mpc8xxx: Extend DDR registers' fields
Some DDR registers' fields have expanded to accommodate larger values.
These changes are backward compatible. Some fields are removed for newer
DDR controllers. Writing to those fields are safely ignored.
TIMING_CFG_2 register is fixed. Additive latency is added to RD_TO_PRE
automatically. It was a misunderstanding in commit c360ceac.
Signed-off-by: York Sun <yorksun@freescale.com>
|