Searched hist:cf7beda5072e106ddce875c1996446540c5fe239 (Results 1 – 1 of 1) sorted by relevance
| /openbmc/qemu/target/arm/ |
| H A D | cpu.c | diff cf7beda5072e106ddce875c1996446540c5fe239 Mon Dec 02 11:35:10 CST 2019 Christophe Lyon <christophe.lyon@linaro.org> target/arm: Add support for cortex-m7 CPU
This is derived from cortex-m4 description, adding DP support and FPv5
instructions with the corresponding flags in isar and mvfr2.
Checked that it could successfully execute
vrinta.f32 s15, s15
while cortex-m4 emulation rejects it with "illegal instruction".
Signed-off-by: Christophe Lyon <christophe.lyon@linaro.org>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Message-id: 20191025090841.10299-1-christophe.lyon@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
|