Searched hist:cbf2ba952a70399c972f2a2126a4ac6f79437f37 (Results 1 – 1 of 1) sorted by relevance
| /openbmc/linux/arch/powerpc/kernel/ |
| H A D | traps.c | diff cbf2ba952a70399c972f2a2126a4ac6f79437f37 Tue Feb 26 02:51:08 CST 2019 Nicholas Piggin <npiggin@gmail.com> powerpc/64s: system reset interrupt preserve HSRRs
Code that uses HSRR registers is not required to clear MSR[RI] by
convention, however the system reset NMI itself may use HSRR
registers (e.g., to call OPAL) and clobber them.
Rather than introduce the requirement to clear RI in order to use
HSRRs, have system reset interrupt save and restore HSRRs.
Signed-off-by: Nicholas Piggin <npiggin@gmail.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
|