Searched hist:bb8136df698bd565ee4f6c18d26c50dee320bfe4 (Results 1 – 1 of 1) sorted by relevance
| /openbmc/qemu/hw/riscv/ |
| H A D | sifive_u.c | diff bb8136df698bd565ee4f6c18d26c50dee320bfe4 Tue Dec 10 01:14:37 CST 2019 Pan Nengyuan <pannengyuan@huawei.com> riscv/sifive_u: fix a memory leak in soc_realize()
Fix a minor memory leak in riscv_sifive_u_soc_realize()
Reported-by: Euler Robot <euler.robot@huawei.com>
Signed-off-by: Pan Nengyuan <pannengyuan@huawei.com>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>
|