Searched hist:badc386869e2cb255df6183ec05488a05bd07658 (Results 1 – 2 of 2) sorted by relevance
| /openbmc/linux/arch/riscv/kvm/ |
| H A D | vcpu_pmu.c | diff badc386869e2cb255df6183ec05488a05bd07658 Tue Feb 07 03:55:28 CST 2023 Atish Patra <atishp@rivosinc.com> RISC-V: KVM: Support firmware events
SBI PMU extension defines a set of firmware events which can provide
useful information to guests about the number of SBI calls. As
hypervisor implements the SBI PMU extension, these firmware events
correspond to ecall invocations between VS->HS mode. All other firmware
events will always report zero if monitored as KVM doesn't implement them.
This patch adds all the infrastructure required to support firmware
events.
Reviewed-by: Anup Patel <anup@brainfault.org>
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Signed-off-by: Atish Patra <atishp@rivosinc.com>
Signed-off-by: Anup Patel <anup@brainfault.org>
|
| /openbmc/linux/arch/riscv/include/asm/ |
| H A D | kvm_vcpu_pmu.h | diff badc386869e2cb255df6183ec05488a05bd07658 Tue Feb 07 03:55:28 CST 2023 Atish Patra <atishp@rivosinc.com> RISC-V: KVM: Support firmware events
SBI PMU extension defines a set of firmware events which can provide
useful information to guests about the number of SBI calls. As
hypervisor implements the SBI PMU extension, these firmware events
correspond to ecall invocations between VS->HS mode. All other firmware
events will always report zero if monitored as KVM doesn't implement them.
This patch adds all the infrastructure required to support firmware
events.
Reviewed-by: Anup Patel <anup@brainfault.org>
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Signed-off-by: Atish Patra <atishp@rivosinc.com>
Signed-off-by: Anup Patel <anup@brainfault.org>
|