Searched hist:b064c9124acddbcdc70843f62fda13a2d7d7a392 (Results 1 – 2 of 2) sorted by relevance
| /openbmc/u-boot/board/nvidia/venice2/ |
| H A D | as3722_init.c | diff b064c9124acddbcdc70843f62fda13a2d7d7a392 Thu Aug 11 17:28:28 CDT 2016 Bibek Basu <bbasu@nvidia.com> ARM: tegra: set vdd_core for Jetson TK1
Program vdd_core for Jetson TK1 to 1V, which is the max safe voltage for
ultra low temperature operations. vdd_cpu and vdd_gpu are already at 1V.
Signed-off-by: Bibek Basu <bbasu@nvidia.com>
(swarren: fixed comments to better match the code)
(swarren: moved board ifdef around data in header, made code generic)
(swarren: fixed typos in commit description)
Signed-off-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Tom Warren <twarren@nvidia.com>
|
| H A D | as3722_init.h | diff b064c9124acddbcdc70843f62fda13a2d7d7a392 Thu Aug 11 17:28:28 CDT 2016 Bibek Basu <bbasu@nvidia.com> ARM: tegra: set vdd_core for Jetson TK1
Program vdd_core for Jetson TK1 to 1V, which is the max safe voltage for
ultra low temperature operations. vdd_cpu and vdd_gpu are already at 1V.
Signed-off-by: Bibek Basu <bbasu@nvidia.com>
(swarren: fixed comments to better match the code)
(swarren: moved board ifdef around data in header, made code generic)
(swarren: fixed typos in commit description)
Signed-off-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Tom Warren <twarren@nvidia.com>
|