Home
last modified time | relevance | path

Searched hist:ad3c7b18c5b362be5dbd0f2c0bcf1fd5fd659315 (Results 1 – 3 of 3) sorted by relevance

/openbmc/linux/arch/arm/mm/
H A Dinit.cdiff ad3c7b18c5b362be5dbd0f2c0bcf1fd5fd659315 Tue Jul 23 04:33:12 CDT 2019 Christoph Hellwig <hch@lst.de> arm: use swiotlb for bounce buffering on LPAE configs

The DMA API requires that 32-bit DMA masks are always supported, but on
arm LPAE configs they do not currently work when memory is present
above 4GB. Wire up the swiotlb code like for all other architectures
to provide the bounce buffering in that case.

Fixes: 21e07dba9fb11 ("scsi: reduce use of block bounce buffers").
Reported-by: Roger Quadros <rogerq@ti.com>
Signed-off-by: Christoph Hellwig <hch@lst.de>
Tested-by: Vignesh Raghavendra <vigneshr@ti.com>
H A DKconfigdiff ad3c7b18c5b362be5dbd0f2c0bcf1fd5fd659315 Tue Jul 23 04:33:12 CDT 2019 Christoph Hellwig <hch@lst.de> arm: use swiotlb for bounce buffering on LPAE configs

The DMA API requires that 32-bit DMA masks are always supported, but on
arm LPAE configs they do not currently work when memory is present
above 4GB. Wire up the swiotlb code like for all other architectures
to provide the bounce buffering in that case.

Fixes: 21e07dba9fb11 ("scsi: reduce use of block bounce buffers").
Reported-by: Roger Quadros <rogerq@ti.com>
Signed-off-by: Christoph Hellwig <hch@lst.de>
Tested-by: Vignesh Raghavendra <vigneshr@ti.com>
H A Ddma-mapping.cdiff ad3c7b18c5b362be5dbd0f2c0bcf1fd5fd659315 Tue Jul 23 04:33:12 CDT 2019 Christoph Hellwig <hch@lst.de> arm: use swiotlb for bounce buffering on LPAE configs

The DMA API requires that 32-bit DMA masks are always supported, but on
arm LPAE configs they do not currently work when memory is present
above 4GB. Wire up the swiotlb code like for all other architectures
to provide the bounce buffering in that case.

Fixes: 21e07dba9fb11 ("scsi: reduce use of block bounce buffers").
Reported-by: Roger Quadros <rogerq@ti.com>
Signed-off-by: Christoph Hellwig <hch@lst.de>
Tested-by: Vignesh Raghavendra <vigneshr@ti.com>