Home
last modified time | relevance | path

Searched hist:a9ec1c76d57491602b4d3b521f898905825ca848 (Results 1 – 1 of 1) sorted by relevance

/openbmc/qemu/hw/riscv/
H A Dsifive_u.cdiff a9ec1c76d57491602b4d3b521f898905825ca848 Sun Mar 17 03:03:11 CDT 2019 Bin Meng <bmeng.cn@gmail.com> riscv: sifive_u: Correct UART0's IRQ in the device tree

The UART0's interrupt vector is wrongly set to 1 in the device tree.
Use SIFIVE_U_UART0_IRQ instead.

Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>