Searched hist:a6742cb90b567f952a95efa27dee345748d09fc7 (Results 1 – 1 of 1) sorted by relevance
| /openbmc/linux/arch/x86/events/intel/ |
| H A D | core.c | diff a6742cb90b567f952a95efa27dee345748d09fc7 Thu Jun 15 12:32:42 CDT 2023 Kan Liang <kan.liang@linux.intel.com> perf/x86/intel: Fix the FRONTEND encoding on GNR and MTL
When counting a FRONTEND event, the MSR_PEBS_FRONTEND is not correctly
set on GNR and MTL p-core.
The umask value for the FRONTEND events is changed on GNR and MTL. The
new umask is missing in the extra_regs[] table.
Add a dedicated intel_gnr_extra_regs[] for GNR and MTL p-core.
Fixes: bc4000fdb009 ("perf/x86/intel: Add Granite Rapids")
Signed-off-by: Kan Liang <kan.liang@linux.intel.com>
Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Cc: stable@vger.kernel.org
Link: https://lkml.kernel.org/r/20230615173242.3726364-1-kan.liang@linux.intel.com
|