Searched hist:"9 b7ff0c6586bc0541ebcd1ff6773b11a49f1a058" (Results 1 – 2 of 2) sorted by relevance
/openbmc/linux/arch/powerpc/include/asm/ |
H A D | reg.h | diff 9b7ff0c6586bc0541ebcd1ff6773b11a49f1a058 Thu Apr 06 20:27:44 CDT 2017 Nicholas Piggin <npiggin@gmail.com> powerpc/64s: Add SCV FSCR bit for ISA v3.0
Add the bit definition and use it in facility_unavailable_exception() so we can intelligently report the cause if we take a fault for SCV. This doesn't actually enable SCV.
Signed-off-by: Nicholas Piggin <npiggin@gmail.com> [mpe: Drop whitespace changes to the existing entries, flush out change log] Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
|
/openbmc/linux/arch/powerpc/kernel/ |
H A D | traps.c | diff 9b7ff0c6586bc0541ebcd1ff6773b11a49f1a058 Thu Apr 06 20:27:44 CDT 2017 Nicholas Piggin <npiggin@gmail.com> powerpc/64s: Add SCV FSCR bit for ISA v3.0
Add the bit definition and use it in facility_unavailable_exception() so we can intelligently report the cause if we take a fault for SCV. This doesn't actually enable SCV.
Signed-off-by: Nicholas Piggin <npiggin@gmail.com> [mpe: Drop whitespace changes to the existing entries, flush out change log] Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
|