Searched hist:"9 b246685b3dbbf21800e3a9a09f8bed384a1fb37" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/qemu/tcg/riscv/ |
| H A D | tcg-target.c.inc | diff 9b246685b3dbbf21800e3a9a09f8bed384a1fb37 Thu Oct 20 18:38:36 CDT 2022 Richard Henderson <richard.henderson@linaro.org> tcg/riscv: Fix reg overlap case in tcg_out_addsub2
There was a typo using opc_addi instead of opc_add with the
two registers. While we're at it, simplify the gating test
to al == bl to improve dynamic scheduling even when the
output register does not overlap the inputs.
Reported-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <20221020233836.2341671-1-richard.henderson@linaro.org>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
|