Home
last modified time | relevance | path

Searched hist:"94 aa8a41f1bc807db78567e7031d75998c166150" (Results 1 – 1 of 1) sorted by relevance

/openbmc/linux/drivers/clk/meson/
H A Dclk-pll.cdiff 94aa8a41f1bc807db78567e7031d75998c166150 Fri Jan 19 09:55:23 CST 2018 Jerome Brunet <jbrunet@baylibre.com> clk: meson: remove unnecessary rounding in the pll clock

The pll driver performs the rate calculation in Mhz, which adds an
unnecessary rounding down to the Mhz of the rate. Use 64bits long
integers to perform this calculation safely on meson8b and perform the
calculation in Hz instead

Fixes: 7a29a869434e ("clk: meson: Add support for Meson clock controller")
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>