Searched hist:"8 dbe43930a4e9bede88eb67a9c613773a2747caf" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/linux/arch/arm/mach-omap2/ |
| H A D | prm-regbits-34xx.h | diff 8dbe43930a4e9bede88eb67a9c613773a2747caf Sat May 16 10:28:17 CDT 2009 Kalle Jokiniemi <kalle.jokiniemi@digia.com> ARM: OMAP3: Fix HW SAVEANDRESTORE shift define
The OMAP3430ES2_SAVEANDRESTORE_SHIFT macro is used
by powerdomain code in
"1 << OMAP3430ES2_SAVEANDRESTORE_SHIFT" manner, but
the definition was also (1 << 4), meaning we actually
modified bit 16. So the definition needs to be 4.
This fixes also a cold reset HW bug in OMAP3430 ES3.x
where some of the efuse bits are not isolated during
wake-up from off mode. This can cause randomish
cold resets with off mode. Enabling the USBTLL hardware
SAVEANDRESTORE causes the core power up assert to be
delayed in a way that we will not get faulty values
when boot ROM is reading the unisolated registers.
Signed-off-by: Kalle Jokiniemi <kalle.jokiniemi@digia.com>
Acked-by: Kevin Hilman <khilman@deeprootsystems.com>
Acked-by: Paul Walmsley <paul@pwsan.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
|