Searched hist:"72 a9e5ffd4837e1fa125922d32aa36eb6b45cc09" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/linux/arch/arm64/boot/dts/qcom/ |
| H A D | sc8180x.dtsi | diff 72a9e5ffd4837e1fa125922d32aa36eb6b45cc09 Sat May 25 12:56:20 CDT 2024 Bjorn Andersson <quic_bjorande@quicinc.com> arm64: dts: qcom: sc8180x: Correct PCIe slave ports
[ Upstream commit dc402e084a9e0cc714ffd6008dce3c63281b8142 ]
The interconnects property was clearly copy-pasted between the 4 PCIe
controllers, giving all four the cpu-pcie path destination of SLAVE_0.
The four ports are all associated with CN0, but update the property for
correctness sake.
Fixes: d20b6c84f56a ("arm64: dts: qcom: sc8180x: Add PCIe instances")
Signed-off-by: Bjorn Andersson <quic_bjorande@quicinc.com>
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Link: https://lore.kernel.org/r/20240525-sc8180x-pcie-interconnect-port-fix-v1-1-f86affa02392@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
Signed-off-by: Sasha Levin <sashal@kernel.org>
|