Searched hist:"683 f65ded66a9a7ff01ed7280804d2132ebfdf7e" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/linux/drivers/spi/ |
| H A D | spi-pxa2xx.c | diff 683f65ded66a9a7ff01ed7280804d2132ebfdf7e Tue Feb 11 16:37:00 CST 2020 Evan Green <evgreen@chromium.org> spi: pxa2xx: Add CS control clock quirk
In some circumstances on Intel LPSS controllers, toggling the LPSS
CS control register doesn't actually cause the CS line to toggle.
This seems to be failure of dynamic clock gating that occurs after
going through a suspend/resume transition, where the controller
is sent through a reset transition. This ruins SPI transactions
that either rely on delay_usecs, or toggle the CS line without
sending data.
Whenever CS is toggled, momentarily set the clock gating register
to "Force On" to poke the controller into acting on CS.
Signed-off-by: Rajat Jain <rajatja@google.com>
Signed-off-by: Evan Green <evgreen@chromium.org>
Link: https://lore.kernel.org/r/20200211223700.110252-1-rajatja@google.com
Signed-off-by: Mark Brown <broonie@kernel.org>
|