Home
last modified time | relevance | path

Searched hist:"5 c72e5a62e998ce374a27b0589328bb284a27c8c" (Results 1 – 1 of 1) sorted by relevance

/openbmc/u-boot/arch/mips/lib/
H A Dcache_init.Sdiff 5c72e5a62e998ce374a27b0589328bb284a27c8c Wed Sep 21 05:18:52 CDT 2016 Paul Burton <paul.burton@imgtec.com> MIPS: Define register names for cache init

Define names for registers holding cache sizes throughout
mips_cache_reset, in order to make the code easier to read & allow for
changing register assignments more easily.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>