Searched hist:"5 c50244253937479481ed87ff58863d7c3e91ee3" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/linux/drivers/gpu/drm/i915/ |
| H A D | i915_irq.c | diff 5c50244253937479481ed87ff58863d7c3e91ee3 Tue Apr 01 13:37:11 CDT 2014 Paulo Zanoni <paulo.r.zanoni@intel.com> drm/i915: use GEN8_IRQ_INIT on GEN5
And rename it to GEN5_IRQ_INIT.
We have discussed doing equivalent changes on July 2013, and I even
sent a patch series for this: "[PATCH 00/15] Unify interrupt register
init/reset". Now that the BDW code was merged, I have one more
argument in favor of these changes.
Here's what really changes with the Gen 5 IRQ init code:
- We now clear the IIR registers at preinstall (they are also
cleared at postinstall, but we will change that later).
- We have an additional POSTING_READ at the IMR register.
v2: - Fix typo in commit message.
- Add POSTING_READ calls to the macros (Ben, Daniel, Jani).
Reviewed-by: Ben Widawsky <ben@bwidawsk.net> (v1)
Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
|