Home
last modified time | relevance | path

Searched hist:"5636919 b5c909fee54a6ef5226475ecae012ad02" (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/arch/mips/include/asm/
H A Ddelay.hdiff 5636919b5c909fee54a6ef5226475ecae012ad02 Sat Feb 28 03:44:28 CST 2009 Ralf Baechle <ralf@linux-mips.org> MIPS: Outline udelay and fix a few issues.

Outlining fixes the issue were on certain CPUs such as the R10000 family
the delay loop would need an extra cycle if it overlaps a cacheline
boundary.

The rewrite also fixes build errors with GCC 4.4 which was changed in
way incompatible with the kernel's inline assembly.

Relying on pure C for computation of the delay value removes the need for
explicit. The price we pay is a slight slowdown of the computation - to
be fixed on another day.

Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
H A Dcpu-info.hdiff 5636919b5c909fee54a6ef5226475ecae012ad02 Sat Feb 28 03:44:28 CST 2009 Ralf Baechle <ralf@linux-mips.org> MIPS: Outline udelay and fix a few issues.

Outlining fixes the issue were on certain CPUs such as the R10000 family
the delay loop would need an extra cycle if it overlaps a cacheline
boundary.

The rewrite also fixes build errors with GCC 4.4 which was changed in
way incompatible with the kernel's inline assembly.

Relying on pure C for computation of the delay value removes the need for
explicit. The price we pay is a slight slowdown of the computation - to
be fixed on another day.

Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
/openbmc/linux/arch/mips/lib/
H A Ddelay.c5636919b5c909fee54a6ef5226475ecae012ad02 Sat Feb 28 03:44:28 CST 2009 Ralf Baechle <ralf@linux-mips.org> MIPS: Outline udelay and fix a few issues.

Outlining fixes the issue were on certain CPUs such as the R10000 family
the delay loop would need an extra cycle if it overlaps a cacheline
boundary.

The rewrite also fixes build errors with GCC 4.4 which was changed in
way incompatible with the kernel's inline assembly.

Relying on pure C for computation of the delay value removes the need for
explicit. The price we pay is a slight slowdown of the computation - to
be fixed on another day.

Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
H A DMakefilediff 5636919b5c909fee54a6ef5226475ecae012ad02 Sat Feb 28 03:44:28 CST 2009 Ralf Baechle <ralf@linux-mips.org> MIPS: Outline udelay and fix a few issues.

Outlining fixes the issue were on certain CPUs such as the R10000 family
the delay loop would need an extra cycle if it overlaps a cacheline
boundary.

The rewrite also fixes build errors with GCC 4.4 which was changed in
way incompatible with the kernel's inline assembly.

Relying on pure C for computation of the delay value removes the need for
explicit. The price we pay is a slight slowdown of the computation - to
be fixed on another day.

Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
/openbmc/linux/arch/mips/kernel/
H A Dproc.cdiff 5636919b5c909fee54a6ef5226475ecae012ad02 Sat Feb 28 03:44:28 CST 2009 Ralf Baechle <ralf@linux-mips.org> MIPS: Outline udelay and fix a few issues.

Outlining fixes the issue were on certain CPUs such as the R10000 family
the delay loop would need an extra cycle if it overlaps a cacheline
boundary.

The rewrite also fixes build errors with GCC 4.4 which was changed in
way incompatible with the kernel's inline assembly.

Relying on pure C for computation of the delay value removes the need for
explicit. The price we pay is a slight slowdown of the computation - to
be fixed on another day.

Signed-off-by: Ralf Baechle <ralf@linux-mips.org>