Home
last modified time | relevance | path

Searched hist:"4 f8d44403079991a29e69f6aa25bb718ead418cb" (Results 1 – 1 of 1) sorted by relevance

/openbmc/linux/drivers/clk/tegra/
H A Dclk-tegra210.cdiff 4f8d44403079991a29e69f6aa25bb718ead418cb Fri Dec 18 07:45:28 CST 2015 Jon Hunter <jonathanh@nvidia.com> clk: tegra: Fix clock sources for Tegra210 EMC

The EMC clock sources for Tegra210 currently incorrectly include pll_c2
and pll_c3. However, both of these should have been pll_mb as shown in
the TRM. If Tegra210 happens to be configured such that the pll_mb is the
default clock for the EMC, as configured by the bootloader, then this will
cause a system hang on boot. This is because the kernel will disable the
pll_mb when disabling unused clock as it appears to be unused when it is
not.

Also add the additional pll_p clock source for the EMC.

Signed-off-by: Jon Hunter <jonathanh@nvidia.com>
Acked-by: Rhyland Klein <rklein@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>