Searched hist:"4 d04395a1716c669cf634a90e768c1baa0e68aff" (Results 1 – 2 of 2) sorted by relevance
| /openbmc/qemu/tests/tcg/hexagon/ |
| H A D | usr.c | 4d04395a1716c669cf634a90e768c1baa0e68aff Wed Feb 09 20:15:50 CST 2022 Taylor Simpson <tsimpson@quicinc.com> Hexagon (tests/tcg/hexagon) test instructions that might set bits in USR
Hexagon has ~200 instructions that set the saturate bit in USR, these
were broken into groups of similar instructions and one instruction
from each group is tested with at least one input that does not
saturate and at least one input that does saturate.
Signed-off-by: Taylor Simpson <tsimpson@quicinc.com>
Message-Id: <20220210021556.9217-7-tsimpson@quicinc.com>
Acked-by: Richard Henderson <richard.henderson@linaro.org>
|
| H A D | Makefile.target | diff 4d04395a1716c669cf634a90e768c1baa0e68aff Wed Feb 09 20:15:50 CST 2022 Taylor Simpson <tsimpson@quicinc.com> Hexagon (tests/tcg/hexagon) test instructions that might set bits in USR
Hexagon has ~200 instructions that set the saturate bit in USR, these
were broken into groups of similar instructions and one instruction
from each group is tested with at least one input that does not
saturate and at least one input that does saturate.
Signed-off-by: Taylor Simpson <tsimpson@quicinc.com>
Message-Id: <20220210021556.9217-7-tsimpson@quicinc.com>
Acked-by: Richard Henderson <richard.henderson@linaro.org>
|