Home
last modified time | relevance | path

Searched hist:"465 ac5891c0302d33a59700711f3f0f1e81392fa" (Results 1 – 1 of 1) sorted by relevance

/openbmc/u-boot/board/ppcag/bg0900/
H A Dspl_boot.cdiff 465ac5891c0302d33a59700711f3f0f1e81392fa Mon Oct 28 06:29:31 CDT 2013 Christoph G. Baumann <c.baumann@ppc-ag.de> ARM: mxs: Configure 2 Gbit DDR2 RAM for BG0900

The BG0900 module has 2Gbit DRAM module on it, adjust the DataBahn
DRAM controller registers so the DRAM module will be correctly
recognised.

Signed-off-by: Christoph G. Baumann <c.baumann@ppc-ag.de>
Cc: Marek Vasut <marex@denx.de>
Cc: Stefano Babic <sbabic@denx.de>
Cc: Fabio Estevam <fabio.estevam@freescale.com>