Searched hist:"3 e7bf4685e42786dc10a57512c8a767947f25c10" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/linux/Documentation/devicetree/bindings/cache/ |
| H A D | andestech,ax45mp-cache.yaml | 3e7bf4685e42786dc10a57512c8a767947f25c10 Fri Aug 18 08:57:21 CDT 2023 Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> dt-bindings: cache: andestech,ax45mp-cache: Add DT binding documentation for L2 cache controller
Add DT binding documentation for L2 cache controller found on RZ/Five SoC.
The Renesas RZ/Five microprocessor includes a RISC-V CPU Core (AX45MP
Single) from Andes. The AX45MP core has an L2 cache controller, this patch
describes the L2 cache block.
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Tested-by: Conor Dooley <conor.dooley@microchip.com> # tyre-kicking on a d1
Link: https://lore.kernel.org/r/20230818135723.80612-5-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
|