Searched hist:"3 db5ca27c80c15d20d0f1152dc34a5bcfa432ae6" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/linux/drivers/clk/ti/ |
| H A D | dpll.c | diff 3db5ca27c80c15d20d0f1152dc34a5bcfa432ae6 Wed Mar 16 14:54:56 CDT 2016 Tero Kristo <t-kristo@ti.com> clk: ti: amx3xx: limit the maximum frequency of DPLLs based on spec
AM33xx/AM43xx devices use the same DPLL IP blocks, which only support
maximum rate of 1GHz [1] for the default and 2GHz for the low-jitter type
DPLLs [2]. Reflect this limitation in the DPLL init code by adding the
max-rate parameter based on the DPLL types.
[1] Functional, integration & test specification for GS70 ADPLLS, Rev 1.0-01
[2] Functional, integration & test specification for GS70 ADPLLLJ, Rev 0.8-02
Signed-off-by: Tero Kristo <t-kristo@ti.com>
Cc: Nishanth Menon <nm@ti.com>
Cc: Tomi Valkeinen <tomi.valkeinen@ti.com>
Cc: Lokesh Vutla <lokeshvutla@ti.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
|