Searched hist:"3474 c98a2a2afcefa7c665f02ad2bed2a43ab0f7" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/qemu/accel/tcg/ |
| H A D | cputlb.c | diff 3474c98a2a2afcefa7c665f02ad2bed2a43ab0f7 Fri Jul 13 09:16:36 CDT 2018 Peter Maydell <peter.maydell@linaro.org> accel/tcg: Assert that tlb fill gave us a valid TLB entry
In commit 4b1a3e1e34ad97 we added a check for whether the TLB entry
we had following a tlb_fill had the INVALID bit set. This could
happen in some circumstances because a stale or wrong TLB entry was
pulled out of the victim cache. However, after commit
68fea038553039e (which prevents stale entries being in the victim
cache) and the previous commit (which ensures we don't incorrectly
hit in the victim cache)) this should never be possible.
Drop the check on TLB_INVALID_MASK from the "is this a TLB_RECHECK?"
condition, and instead assert that the tlb fill procedure has given
us a valid TLB entry (or longjumped out with a guest exception).
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20180713141636.18665-3-peter.maydell@linaro.org
|