Searched hist:"3390537 b5df4014e24a30f9bdcfa05c2bd0cd6d8" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/qemu/target/sparc/ |
| H A D | translate.c | diff 3390537b5df4014e24a30f9bdcfa05c2bd0cd6d8 Wed Nov 02 04:37:44 CDT 2016 Artyom Tarasenko <atar4qemu@gmail.com> target-sparc: add ST_BLKINIT_ ASIs for UA2005+ CPUs
In OpenSPARC T1+ TWINX ASIs in store instructions are aliased
with Block Initializing Store ASIs.
"UltraSPARC T1 Supplement Draft D2.1, 14 May 2007" describes them
in the chapter "5.9 Block Initializing Store ASIs"
Integer stores of all sizes are allowed with these ASIs.
Signed-off-by: Artyom Tarasenko <atar4qemu@gmail.com>
|