Searched hist:"2 a919596c16b4333af851ff473ebf96e289ab90c" (Results 1 – 4 of 4) sorted by relevance
/openbmc/linux/arch/x86/platform/uv/ |
H A D | uv_time.c | diff 2a919596c16b4333af851ff473ebf96e289ab90c Wed May 11 12:50:28 CDT 2011 Jack Steiner <steiner@sgi.com> x86, UV: Add support for SGI UV2 hub chip
This patch adds support for a new version of the SGI UV hub chip. The hub chip is the node controller that connects multiple blades into a larger coherent SSI.
For the most part, UV2 is compatible with UV1. The majority of the changes are in the addresses of MMRs and in a few cases, the contents of MMRs. These changes are the result in changes in the system topology such as node configuration, processor types, maximum nodes, physical address sizes, etc.
Signed-off-by: Jack Steiner <steiner@sgi.com> Link: http://lkml.kernel.org/r/20110511175028.GA18006@sgi.com Signed-off-by: Ingo Molnar <mingo@elte.hu>
|
/openbmc/linux/arch/x86/include/asm/uv/ |
H A D | uv_mmrs.h | diff 2a919596c16b4333af851ff473ebf96e289ab90c Wed May 11 12:50:28 CDT 2011 Jack Steiner <steiner@sgi.com> x86, UV: Add support for SGI UV2 hub chip
This patch adds support for a new version of the SGI UV hub chip. The hub chip is the node controller that connects multiple blades into a larger coherent SSI.
For the most part, UV2 is compatible with UV1. The majority of the changes are in the addresses of MMRs and in a few cases, the contents of MMRs. These changes are the result in changes in the system topology such as node configuration, processor types, maximum nodes, physical address sizes, etc.
Signed-off-by: Jack Steiner <steiner@sgi.com> Link: http://lkml.kernel.org/r/20110511175028.GA18006@sgi.com Signed-off-by: Ingo Molnar <mingo@elte.hu>
|
H A D | uv_hub.h | diff 2a919596c16b4333af851ff473ebf96e289ab90c Wed May 11 12:50:28 CDT 2011 Jack Steiner <steiner@sgi.com> x86, UV: Add support for SGI UV2 hub chip
This patch adds support for a new version of the SGI UV hub chip. The hub chip is the node controller that connects multiple blades into a larger coherent SSI.
For the most part, UV2 is compatible with UV1. The majority of the changes are in the addresses of MMRs and in a few cases, the contents of MMRs. These changes are the result in changes in the system topology such as node configuration, processor types, maximum nodes, physical address sizes, etc.
Signed-off-by: Jack Steiner <steiner@sgi.com> Link: http://lkml.kernel.org/r/20110511175028.GA18006@sgi.com Signed-off-by: Ingo Molnar <mingo@elte.hu>
|
/openbmc/linux/arch/x86/kernel/apic/ |
H A D | x2apic_uv_x.c | diff 2a919596c16b4333af851ff473ebf96e289ab90c Wed May 11 12:50:28 CDT 2011 Jack Steiner <steiner@sgi.com> x86, UV: Add support for SGI UV2 hub chip
This patch adds support for a new version of the SGI UV hub chip. The hub chip is the node controller that connects multiple blades into a larger coherent SSI.
For the most part, UV2 is compatible with UV1. The majority of the changes are in the addresses of MMRs and in a few cases, the contents of MMRs. These changes are the result in changes in the system topology such as node configuration, processor types, maximum nodes, physical address sizes, etc.
Signed-off-by: Jack Steiner <steiner@sgi.com> Link: http://lkml.kernel.org/r/20110511175028.GA18006@sgi.com Signed-off-by: Ingo Molnar <mingo@elte.hu>
|