Home
last modified time | relevance | path

Searched hist:"1 d3d0f1f1cd8bac8ea0135c92a2bcd5020abfb1d" (Results 1 – 11 of 11) sorted by relevance

/openbmc/u-boot/arch/mips/mach-ath79/include/mach/
H A Dddr.h1d3d0f1f1cd8bac8ea0135c92a2bcd5020abfb1d Wed Mar 16 03:59:52 CDT 2016 Wills Wang <wills.wang@live.com> mips: add base support for QCA/Atheros ath79 SOCs

This patch add some common code for QCA/Atheros ath79 SOCs such as
DDR tuning, chip reset and CPU detection.

Signed-off-by: Wills Wang <wills.wang@live.com>
H A Dath79.h1d3d0f1f1cd8bac8ea0135c92a2bcd5020abfb1d Wed Mar 16 03:59:52 CDT 2016 Wills Wang <wills.wang@live.com> mips: add base support for QCA/Atheros ath79 SOCs

This patch add some common code for QCA/Atheros ath79 SOCs such as
DDR tuning, chip reset and CPU detection.

Signed-off-by: Wills Wang <wills.wang@live.com>
H A Dar71xx_regs.h1d3d0f1f1cd8bac8ea0135c92a2bcd5020abfb1d Wed Mar 16 03:59:52 CDT 2016 Wills Wang <wills.wang@live.com> mips: add base support for QCA/Atheros ath79 SOCs

This patch add some common code for QCA/Atheros ath79 SOCs such as
DDR tuning, chip reset and CPU detection.

Signed-off-by: Wills Wang <wills.wang@live.com>
/openbmc/u-boot/arch/mips/mach-ath79/
H A Dcpu.c1d3d0f1f1cd8bac8ea0135c92a2bcd5020abfb1d Wed Mar 16 03:59:52 CDT 2016 Wills Wang <wills.wang@live.com> mips: add base support for QCA/Atheros ath79 SOCs

This patch add some common code for QCA/Atheros ath79 SOCs such as
DDR tuning, chip reset and CPU detection.

Signed-off-by: Wills Wang <wills.wang@live.com>
H A DMakefile1d3d0f1f1cd8bac8ea0135c92a2bcd5020abfb1d Wed Mar 16 03:59:52 CDT 2016 Wills Wang <wills.wang@live.com> mips: add base support for QCA/Atheros ath79 SOCs

This patch add some common code for QCA/Atheros ath79 SOCs such as
DDR tuning, chip reset and CPU detection.

Signed-off-by: Wills Wang <wills.wang@live.com>
H A Ddram.c1d3d0f1f1cd8bac8ea0135c92a2bcd5020abfb1d Wed Mar 16 03:59:52 CDT 2016 Wills Wang <wills.wang@live.com> mips: add base support for QCA/Atheros ath79 SOCs

This patch add some common code for QCA/Atheros ath79 SOCs such as
DDR tuning, chip reset and CPU detection.

Signed-off-by: Wills Wang <wills.wang@live.com>
H A DKconfig1d3d0f1f1cd8bac8ea0135c92a2bcd5020abfb1d Wed Mar 16 03:59:52 CDT 2016 Wills Wang <wills.wang@live.com> mips: add base support for QCA/Atheros ath79 SOCs

This patch add some common code for QCA/Atheros ath79 SOCs such as
DDR tuning, chip reset and CPU detection.

Signed-off-by: Wills Wang <wills.wang@live.com>
H A Dreset.c1d3d0f1f1cd8bac8ea0135c92a2bcd5020abfb1d Wed Mar 16 03:59:52 CDT 2016 Wills Wang <wills.wang@live.com> mips: add base support for QCA/Atheros ath79 SOCs

This patch add some common code for QCA/Atheros ath79 SOCs such as
DDR tuning, chip reset and CPU detection.

Signed-off-by: Wills Wang <wills.wang@live.com>
/openbmc/u-boot/arch/mips/
H A DMakefilediff 1d3d0f1f1cd8bac8ea0135c92a2bcd5020abfb1d Wed Mar 16 03:59:52 CDT 2016 Wills Wang <wills.wang@live.com> mips: add base support for QCA/Atheros ath79 SOCs

This patch add some common code for QCA/Atheros ath79 SOCs such as
DDR tuning, chip reset and CPU detection.

Signed-off-by: Wills Wang <wills.wang@live.com>
H A DKconfigdiff 1d3d0f1f1cd8bac8ea0135c92a2bcd5020abfb1d Wed Mar 16 03:59:52 CDT 2016 Wills Wang <wills.wang@live.com> mips: add base support for QCA/Atheros ath79 SOCs

This patch add some common code for QCA/Atheros ath79 SOCs such as
DDR tuning, chip reset and CPU detection.

Signed-off-by: Wills Wang <wills.wang@live.com>
/openbmc/u-boot/arch/mips/include/asm/
H A Dglobal_data.hdiff 1d3d0f1f1cd8bac8ea0135c92a2bcd5020abfb1d Wed Mar 16 03:59:52 CDT 2016 Wills Wang <wills.wang@live.com> mips: add base support for QCA/Atheros ath79 SOCs

This patch add some common code for QCA/Atheros ath79 SOCs such as
DDR tuning, chip reset and CPU detection.

Signed-off-by: Wills Wang <wills.wang@live.com>