Searched hist:"15 ed8ce5f84e2b3718690915dbee12ebd497dc0f" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/linux/drivers/clk/ |
| H A D | clk-aspeed.c | diff 15ed8ce5f84e2b3718690915dbee12ebd497dc0f Thu Dec 21 20:45:21 CST 2017 Joel Stanley <joel@jms.id.au> clk: aspeed: Register gated clocks
The majority of the clocks in the system are gates paired with a reset
controller that holds the IP in reset.
This borrows from clk_hw_register_gate, but registers two 'gates', one
to control the clock enable register and the other to control the reset
IP. This allows us to enforce the ordering:
1. Place IP in reset
2. Enable clock
3. Delay
4. Release reset
There are some gates that do not have an associated reset; these are
handled by using -1 as the index for the reset.
Reviewed-by: Andrew Jeffery <andrew@aj.id.au>
Signed-off-by: Joel Stanley <joel@jms.id.au>
Reviewed-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
|