| /openbmc/linux/drivers/media/platform/mediatek/vpu/ |
| H A D | mtk_vpu.c | 23 * VPU (video processor unit) is a tiny processor controlling video hardware
25 * VPU interfaces with other blocks by share memory and interrupt.
44 /* the size of share buffer between Host and VPU */
68 /* vpu inter-processor communication interrupt */
70 /* vpu idle state */
74 * enum vpu_fw_type - VPU firmware type
86 * struct vpu_mem - VPU extended program/data memory information
88 * @va: the kernel virtual memory address of VPU extended memory
89 * @pa: the physical memory address of VPU extended memory
98 * struct vpu_regs - VPU TCM and configuration registers
[all …]
|
| H A D | mtk_vpu.h | 13 * DOC: VPU
15 * VPU (video processor unit) is a tiny processor controlling video hardware
17 * VPU interfaces with other blocks by share memory and interrupt.
27 * @IPI_VPU_INIT: The interrupt from vpu is to notfiy kernel
28 * VPU initialization completed.
29 * IPI_VPU_INIT is sent from VPU when firmware is
31 * command to VPU.
33 * to VPU to trigger the interrupt.
34 * @IPI_VDEC_H264: The interrupt from vpu is to notify kernel to
42 * @IPI_VDEC_VP9: The interrupt from vpu is to notify kernel to
[all …]
|
| /openbmc/linux/drivers/media/platform/mediatek/mdp3/ |
| H A D | mtk-mdp3-vpu.c | 9 #include "mtk-mdp3-vpu.h"
14 static inline struct mdp_dev *vpu_to_mdp(struct mdp_vpu_dev *vpu) in vpu_to_mdp() argument
16 return container_of(vpu, struct mdp_dev, vpu); in vpu_to_mdp()
19 static int mdp_vpu_shared_mem_alloc(struct mdp_vpu_dev *vpu) in mdp_vpu_shared_mem_alloc() argument
23 if (IS_ERR_OR_NULL(vpu)) in mdp_vpu_shared_mem_alloc()
26 dev = scp_get_device(vpu->scp); in mdp_vpu_shared_mem_alloc()
28 if (!vpu->param) { in mdp_vpu_shared_mem_alloc()
29 vpu->param = dma_alloc_wc(dev, vpu->param_size, in mdp_vpu_shared_mem_alloc()
30 &vpu->param_addr, GFP_KERNEL); in mdp_vpu_shared_mem_alloc()
31 if (!vpu->param) in mdp_vpu_shared_mem_alloc()
[all …]
|
| /openbmc/linux/drivers/media/platform/amphion/ |
| H A D | vpu_drv.c | 26 #include "vpu.h"
32 void vpu_writel(struct vpu_dev *vpu, u32 reg, u32 val) in vpu_writel() argument
34 writel(val, vpu->base + reg); in vpu_writel()
37 u32 vpu_readl(struct vpu_dev *vpu, u32 reg) in vpu_readl() argument
39 return readl(vpu->base + reg); in vpu_readl()
42 static void vpu_dev_get(struct vpu_dev *vpu) in vpu_dev_get() argument
44 if (atomic_inc_return(&vpu->ref_vpu) == 1 && vpu->res->setup) in vpu_dev_get()
45 vpu->res->setup(vpu); in vpu_dev_get()
48 static void vpu_dev_put(struct vpu_dev *vpu) in vpu_dev_put() argument
50 atomic_dec(&vpu->ref_vpu); in vpu_dev_put()
[all …]
|
| H A D | vpu_imx8q.c | 15 #include "vpu.h"
42 int vpu_imx8q_setup_dec(struct vpu_dev *vpu) in vpu_imx8q_setup_dec() argument
46 vpu_writel(vpu, offset + MFD_BLK_CTRL_MFD_SYS_CLOCK_ENABLE_SET, 0x1f); in vpu_imx8q_setup_dec()
47 vpu_writel(vpu, offset + MFD_BLK_CTRL_MFD_SYS_RESET_SET, 0xffffffff); in vpu_imx8q_setup_dec()
52 int vpu_imx8q_setup_enc(struct vpu_dev *vpu) in vpu_imx8q_setup_enc() argument
57 int vpu_imx8q_setup(struct vpu_dev *vpu) in vpu_imx8q_setup() argument
61 vpu_readl(vpu, offset + 0x108); in vpu_imx8q_setup()
63 vpu_writel(vpu, offset + SCB_BLK_CTRL_SCB_CLK_ENABLE_SET, 0x1); in vpu_imx8q_setup()
64 vpu_writel(vpu, offset + 0x190, 0xffffffff); in vpu_imx8q_setup()
65 vpu_writel(vpu, offset + SCB_BLK_CTRL_XMEM_RESET_SET, 0xffffffff); in vpu_imx8q_setup()
[all …]
|
| /openbmc/linux/drivers/media/platform/mediatek/vcodec/decoder/ |
| H A D | vdec_vpu_if.c | 14 struct vdec_vpu_inst *vpu = (struct vdec_vpu_inst *) in handle_init_ack_msg() local
17 mtk_vdec_debug(vpu->ctx, "+ ap_inst_addr = 0x%llx", msg->ap_inst_addr); in handle_init_ack_msg()
19 /* mapping VPU address to kernel virtual address */ in handle_init_ack_msg()
20 /* the content in vsi is initialized to 0 in VPU */ in handle_init_ack_msg()
21 vpu->vsi = mtk_vcodec_fw_map_dm_addr(vpu->ctx->dev->fw_handler, in handle_init_ack_msg()
23 vpu->inst_addr = msg->vpu_inst_addr; in handle_init_ack_msg()
25 mtk_vdec_debug(vpu->ctx, "- vpu_inst_addr = 0x%x", vpu->inst_addr); in handle_init_ack_msg()
28 vpu->fw_abi_version = 0; in handle_init_ack_msg()
33 vpu->inst_id = 0xdeadbeef; in handle_init_ack_msg()
35 /* VPU firmware does not contain a version field. */ in handle_init_ack_msg()
[all …]
|
| H A D | vdec_vpu_if.h | 13 * struct vdec_vpu_inst - VPU instance for video codec
16 * @vsi : driver structure allocated by VPU side and shared to AP side
18 * @failure : VPU execution result status, 0: success, others: fail
19 * @inst_addr : VPU decoder instance address
23 * @signaled : 1 - Host has received ack message from VPU, 0 - not received
25 * @dev : platform device of VPU
26 * @wq : wait queue to wait VPU message ack
50 * vpu_dec_init - init decoder instance and allocate required resource in VPU.
52 * @vpu: instance for vdec_vpu_inst
54 int vpu_dec_init(struct vdec_vpu_inst *vpu);
[all …]
|
| /openbmc/linux/drivers/media/platform/mediatek/vcodec/encoder/ |
| H A D | venc_vpu_if.c | 11 static void handle_enc_init_msg(struct venc_vpu_inst *vpu, const void *data) in handle_enc_init_msg() argument
15 vpu->inst_addr = msg->vpu_inst_addr; in handle_enc_init_msg()
16 vpu->vsi = mtk_vcodec_fw_map_dm_addr(vpu->ctx->dev->fw_handler, in handle_enc_init_msg()
20 if (mtk_vcodec_fw_get_type(vpu->ctx->dev->fw_handler) == VPU) in handle_enc_init_msg()
24 mtk_venc_debug(vpu->ctx, "firmware version: 0x%x\n", msg->venc_abi_version); in handle_enc_init_msg()
29 mtk_venc_err(vpu->ctx, "unhandled firmware version 0x%x\n", in handle_enc_init_msg()
31 vpu->failure = 1; in handle_enc_init_msg()
36 static void handle_enc_encode_msg(struct venc_vpu_inst *vpu, const void *data) in handle_enc_encode_msg() argument
40 vpu->state = msg->state; in handle_enc_encode_msg()
41 vpu->bs_size = msg->bs_size; in handle_enc_encode_msg()
[all …]
|
| H A D | venc_ipi_msg.h | 16 * enum venc_ipi_msg_id - message id between AP and VPU
18 * @AP_IPIMSG_ENC_XXX: AP to VPU cmd message id
19 * @VPU_IPIMSG_ENC_XXX_DONE: VPU ack AP cmd message id
34 * struct venc_ap_ipi_msg_init - AP to VPU init cmd structure
36 * @reserved: reserved for future use. vpu is running in 32bit. Without
38 * will be different between kernel and vpu
49 * struct venc_ap_ipi_msg_set_param - AP to VPU set_param cmd structure
51 * @vpu_inst_addr: VPU encoder instance addr
71 * struct venc_ap_ipi_msg_enc - AP to VPU enc cmd structure
73 * @vpu_inst_addr: VPU encoder instance addr
[all …]
|
| /openbmc/linux/drivers/media/platform/verisilicon/ |
| H A D | rockchip_vpu981_hw_av1_dec.c | 223 struct hantro_dev *vpu = ctx->dev; in rockchip_vpu981_av1_dec_tiles_free() local
227 dma_free_coherent(vpu->dev, av1_dec->db_data_col.size, in rockchip_vpu981_av1_dec_tiles_free()
233 dma_free_coherent(vpu->dev, av1_dec->db_ctrl_col.size, in rockchip_vpu981_av1_dec_tiles_free()
239 dma_free_coherent(vpu->dev, av1_dec->cdef_col.size, in rockchip_vpu981_av1_dec_tiles_free()
244 dma_free_coherent(vpu->dev, av1_dec->sr_col.size, in rockchip_vpu981_av1_dec_tiles_free()
249 dma_free_coherent(vpu->dev, av1_dec->lr_col.size, in rockchip_vpu981_av1_dec_tiles_free()
256 struct hantro_dev *vpu = ctx->dev; in rockchip_vpu981_av1_dec_tiles_reallocate() local
272 av1_dec->db_data_col.cpu = dma_alloc_coherent(vpu->dev, size, in rockchip_vpu981_av1_dec_tiles_reallocate()
280 av1_dec->db_ctrl_col.cpu = dma_alloc_coherent(vpu->dev, size, in rockchip_vpu981_av1_dec_tiles_reallocate()
288 av1_dec->cdef_col.cpu = dma_alloc_coherent(vpu->dev, size, in rockchip_vpu981_av1_dec_tiles_reallocate()
[all …]
|
| H A D | hantro_drv.c | 3 * Hantro VPU codec driver
31 #define DRIVER_NAME "hantro-vpu"
61 static void hantro_job_finish_no_pm(struct hantro_dev *vpu, in hantro_job_finish_no_pm() argument
88 static void hantro_job_finish(struct hantro_dev *vpu, in hantro_job_finish() argument
92 pm_runtime_mark_last_busy(vpu->dev); in hantro_job_finish()
93 pm_runtime_put_autosuspend(vpu->dev); in hantro_job_finish()
95 clk_bulk_disable(vpu->variant->num_clocks, vpu->clocks); in hantro_job_finish()
97 hantro_job_finish_no_pm(vpu, ctx, result); in hantro_job_finish()
100 void hantro_irq_done(struct hantro_dev *vpu, in hantro_irq_done() argument
104 v4l2_m2m_get_curr_priv(vpu->m2m_dev); in hantro_irq_done()
[all …]
|
| H A D | hantro_g2_hevc_dec.c | 3 * Hantro VPU HEVC codec driver
27 struct hantro_dev *vpu = ctx->dev; in prepare_tile_info_buffer() local
42 hantro_reg_write(vpu, &g2_tile_e, tiles_enabled); in prepare_tile_info_buffer()
60 hantro_reg_write(vpu, &g2_num_tile_rows, num_tile_rows); in prepare_tile_info_buffer()
61 hantro_reg_write(vpu, &g2_num_tile_cols, num_tile_cols); in prepare_tile_info_buffer()
108 hantro_reg_write(vpu, &g2_num_tile_rows, 1); in prepare_tile_info_buffer()
109 hantro_reg_write(vpu, &g2_num_tile_cols, 1); in prepare_tile_info_buffer()
161 struct hantro_dev *vpu = ctx->dev; in set_params() local
167 hantro_reg_write(vpu, &g2_bit_depth_y_minus8, sps->bit_depth_luma_minus8); in set_params()
168 hantro_reg_write(vpu, &g2_bit_depth_c_minus8, sps->bit_depth_chroma_minus8); in set_params()
[all …]
|
| H A D | hantro_postproc.c | 17 #define HANTRO_PP_REG_WRITE(vpu, reg_name, val) \ argument
19 hantro_reg_write(vpu, \
24 #define HANTRO_PP_REG_WRITE_RELAXED(vpu, reg_name, val) \ argument
26 hantro_reg_write_relaxed(vpu, \
69 struct hantro_dev *vpu = ctx->dev; in hantro_postproc_g1_enable() local
75 HANTRO_PP_REG_WRITE(vpu, pipeline_en, 0x1); in hantro_postproc_g1_enable()
93 HANTRO_PP_REG_WRITE(vpu, clk_gate, 0x1); in hantro_postproc_g1_enable()
94 HANTRO_PP_REG_WRITE(vpu, out_endian, 0x1); in hantro_postproc_g1_enable()
95 HANTRO_PP_REG_WRITE(vpu, out_swap32, 0x1); in hantro_postproc_g1_enable()
96 HANTRO_PP_REG_WRITE(vpu, max_burst, 16); in hantro_postproc_g1_enable()
[all …]
|
| H A D | rockchip_vpu2_hw_jpeg_enc.c | 3 * Hantro VPU codec driver
9 * The VPU JPEG encoder produces JPEG baseline sequential format.
35 static void rockchip_vpu2_set_src_img_ctrl(struct hantro_dev *vpu, in rockchip_vpu2_set_src_img_ctrl() argument
51 vepu_write_relaxed(vpu, reg, VEPU_REG_INPUT_LUMA_INFO); in rockchip_vpu2_set_src_img_ctrl()
61 vepu_write_relaxed(vpu, reg, VEPU_REG_ENC_OVER_FILL_STRM_OFFSET); in rockchip_vpu2_set_src_img_ctrl()
64 vepu_write_relaxed(vpu, reg, VEPU_REG_ENC_CTRL1); in rockchip_vpu2_set_src_img_ctrl()
67 static void rockchip_vpu2_jpeg_enc_set_buffers(struct hantro_dev *vpu, in rockchip_vpu2_jpeg_enc_set_buffers() argument
82 vepu_write_relaxed(vpu, vb2_dma_contig_plane_dma_addr(dst_buf, 0) + in rockchip_vpu2_jpeg_enc_set_buffers()
85 vepu_write_relaxed(vpu, size_left, VEPU_REG_STR_BUF_LIMIT); in rockchip_vpu2_jpeg_enc_set_buffers()
89 vepu_write_relaxed(vpu, src[0], VEPU_REG_ADDR_IN_PLANE_0); in rockchip_vpu2_jpeg_enc_set_buffers()
[all …]
|
| H A D | hantro_h1_jpeg_enc.c | 3 * Hantro VPU codec driver
18 static void hantro_h1_set_src_img_ctrl(struct hantro_dev *vpu, in hantro_h1_set_src_img_ctrl() argument
37 vepu_write_relaxed(vpu, reg, H1_REG_IN_IMG_CTRL); in hantro_h1_set_src_img_ctrl()
40 static void hantro_h1_jpeg_enc_set_buffers(struct hantro_dev *vpu, in hantro_h1_jpeg_enc_set_buffers() argument
55 vepu_write_relaxed(vpu, vb2_dma_contig_plane_dma_addr(dst_buf, 0) + in hantro_h1_jpeg_enc_set_buffers()
58 vepu_write_relaxed(vpu, size_left, H1_REG_STR_BUF_LIMIT); in hantro_h1_jpeg_enc_set_buffers()
63 vepu_write_relaxed(vpu, src[0], H1_REG_ADDR_IN_PLANE_0); in hantro_h1_jpeg_enc_set_buffers()
67 vepu_write_relaxed(vpu, src[0], H1_REG_ADDR_IN_PLANE_0); in hantro_h1_jpeg_enc_set_buffers()
68 vepu_write_relaxed(vpu, src[1], H1_REG_ADDR_IN_PLANE_1); in hantro_h1_jpeg_enc_set_buffers()
73 vepu_write_relaxed(vpu, src[0], H1_REG_ADDR_IN_PLANE_0); in hantro_h1_jpeg_enc_set_buffers()
[all …]
|
| H A D | imx8m_vpu_hw.c | 3 * Hantro VPU codec driver
28 static void imx8m_soft_reset(struct hantro_dev *vpu, u32 reset_bits) in imx8m_soft_reset() argument
33 val = readl(vpu->ctrl_base + CTRL_SOFT_RESET); in imx8m_soft_reset()
35 writel(val, vpu->ctrl_base + CTRL_SOFT_RESET); in imx8m_soft_reset()
40 val = readl(vpu->ctrl_base + CTRL_SOFT_RESET); in imx8m_soft_reset()
42 writel(val, vpu->ctrl_base + CTRL_SOFT_RESET); in imx8m_soft_reset()
45 static void imx8m_clk_enable(struct hantro_dev *vpu, u32 clock_bits) in imx8m_clk_enable() argument
49 val = readl(vpu->ctrl_base + CTRL_CLOCK_ENABLE); in imx8m_clk_enable()
51 writel(val, vpu->ctrl_base + CTRL_CLOCK_ENABLE); in imx8m_clk_enable()
54 static int imx8mq_runtime_resume(struct hantro_dev *vpu) in imx8mq_runtime_resume() argument
[all …]
|
| H A D | rockchip_vpu2_hw_vp8_dec.c | 3 * Rockchip VPU codec vp8 decode driver
280 struct hantro_dev *vpu = ctx->dev; in cfg_lf() local
285 hantro_reg_write(vpu, &vp8_dec_lf_level[0], lf->level); in cfg_lf()
291 hantro_reg_write(vpu, &vp8_dec_lf_level[i], lf_level); in cfg_lf()
295 hantro_reg_write(vpu, &vp8_dec_lf_level[i], in cfg_lf()
302 vdpu_write_relaxed(vpu, reg, VDPU_REG_FILTER_MB_ADJ); in cfg_lf()
306 hantro_reg_write(vpu, &vp8_dec_mb_adj[i], in cfg_lf()
308 hantro_reg_write(vpu, &vp8_dec_ref_adj[i], in cfg_lf()
319 struct hantro_dev *vpu = ctx->dev; in cfg_qp() local
323 hantro_reg_write(vpu, &vp8_dec_quant[0], q->y_ac_qi); in cfg_qp()
[all …]
|
| H A D | hantro_g2.c | 3 * Hantro VPU codec driver
11 void hantro_g2_check_idle(struct hantro_dev *vpu) in hantro_g2_check_idle() argument
18 /* Make sure the VPU is idle */ in hantro_g2_check_idle()
19 status = vdpu_read(vpu, G2_REG_INTERRUPT); in hantro_g2_check_idle()
21 dev_warn(vpu->dev, "device still running, aborting"); in hantro_g2_check_idle()
23 vdpu_write(vpu, status, G2_REG_INTERRUPT); in hantro_g2_check_idle()
30 struct hantro_dev *vpu = dev_id; in hantro_g2_irq() local
34 status = vdpu_read(vpu, G2_REG_INTERRUPT); in hantro_g2_irq()
38 vdpu_write(vpu, 0, G2_REG_INTERRUPT); in hantro_g2_irq()
39 vdpu_write(vpu, G2_REG_CONFIG_DEC_CLK_GATE_E, G2_REG_CONFIG); in hantro_g2_irq()
[all …]
|
| H A D | hantro_g1_h264_dec.c | 3 * Rockchip RK3288 VPU codec driver
28 struct hantro_dev *vpu = ctx->dev; in set_params() local
49 vdpu_write_relaxed(vpu, reg, G1_REG_DEC_CTRL0); in set_params()
55 vdpu_write_relaxed(vpu, reg, G1_REG_DEC_CTRL1); in set_params()
65 vdpu_write_relaxed(vpu, reg, G1_REG_DEC_CTRL2); in set_params()
71 vdpu_write_relaxed(vpu, reg, G1_REG_DEC_CTRL3); in set_params()
85 vdpu_write_relaxed(vpu, reg, G1_REG_DEC_CTRL4); in set_params()
100 vdpu_write_relaxed(vpu, reg, G1_REG_DEC_CTRL5); in set_params()
107 vdpu_write_relaxed(vpu, reg, G1_REG_DEC_CTRL6); in set_params()
110 vdpu_write_relaxed(vpu, 0, G1_REG_ERR_CONC); in set_params()
[all …]
|
| H A D | rockchip_vpu_hw.c | 3 * Hantro VPU codec driver
359 struct hantro_dev *vpu = dev_id; in rockchip_vpu1_vepu_irq() local
363 status = vepu_read(vpu, H1_REG_INTERRUPT); in rockchip_vpu1_vepu_irq()
367 vepu_write(vpu, 0, H1_REG_INTERRUPT); in rockchip_vpu1_vepu_irq()
368 vepu_write(vpu, 0, H1_REG_AXI_CTRL); in rockchip_vpu1_vepu_irq()
370 hantro_irq_done(vpu, state); in rockchip_vpu1_vepu_irq()
377 struct hantro_dev *vpu = dev_id; in rockchip_vpu2_vdpu_irq() local
381 status = vdpu_read(vpu, VDPU_REG_INTERRUPT); in rockchip_vpu2_vdpu_irq()
385 vdpu_write(vpu, 0, VDPU_REG_INTERRUPT); in rockchip_vpu2_vdpu_irq()
386 vdpu_write(vpu, 0, VDPU_REG_AXI_CTRL); in rockchip_vpu2_vdpu_irq()
[all …]
|
| H A D | rockchip_vpu2_hw_mpeg2_dec.c | 3 * Hantro VPU codec driver
83 rockchip_vpu2_mpeg2_dec_set_quantisation(struct hantro_dev *vpu, in rockchip_vpu2_mpeg2_dec_set_quantisation() argument
90 vdpu_write_relaxed(vpu, ctx->mpeg2_dec.qtable.dma, VDPU_REG_QTABLE_BASE); in rockchip_vpu2_mpeg2_dec_set_quantisation()
94 rockchip_vpu2_mpeg2_dec_set_buffers(struct hantro_dev *vpu, in rockchip_vpu2_mpeg2_dec_set_buffers() argument
114 vdpu_write_relaxed(vpu, addr, VDPU_REG_RLC_VLC_BASE); in rockchip_vpu2_mpeg2_dec_set_buffers()
122 vdpu_write_relaxed(vpu, addr, VDPU_REG_DEC_OUT_BASE); in rockchip_vpu2_mpeg2_dec_set_buffers()
136 vdpu_write_relaxed(vpu, forward_addr, VDPU_REG_REFER0_BASE); in rockchip_vpu2_mpeg2_dec_set_buffers()
137 vdpu_write_relaxed(vpu, forward_addr, VDPU_REG_REFER1_BASE); in rockchip_vpu2_mpeg2_dec_set_buffers()
139 vdpu_write_relaxed(vpu, forward_addr, VDPU_REG_REFER0_BASE); in rockchip_vpu2_mpeg2_dec_set_buffers()
140 vdpu_write_relaxed(vpu, current_addr, VDPU_REG_REFER1_BASE); in rockchip_vpu2_mpeg2_dec_set_buffers()
[all …]
|
| /openbmc/linux/drivers/remoteproc/ |
| H A D | ingenic_rproc.c | 53 * struct vpu - Ingenic VPU remoteproc private structure
55 * @clks: pointers to the VPU and AUX clocks
61 struct vpu { struct
71 struct vpu *vpu = rproc->priv; in ingenic_rproc_prepare() argument
75 ret = clk_bulk_prepare_enable(ARRAY_SIZE(vpu->clks), vpu->clks); in ingenic_rproc_prepare()
77 dev_err(vpu->dev, "Unable to start clocks: %d\n", ret); in ingenic_rproc_prepare()
84 struct vpu *vpu = rproc->priv; in ingenic_rproc_unprepare() local
86 clk_bulk_disable_unprepare(ARRAY_SIZE(vpu->clks), vpu->clks); in ingenic_rproc_unprepare()
93 struct vpu *vpu = rproc->priv; in ingenic_rproc_start() local
96 enable_irq(vpu->irq); in ingenic_rproc_start()
[all …]
|
| /openbmc/linux/drivers/media/platform/mediatek/mdp/ |
| H A D | mtk_mdp_vpu.c | 13 static inline struct mtk_mdp_ctx *vpu_to_ctx(struct mtk_mdp_vpu *vpu) in vpu_to_ctx() argument
15 return container_of(vpu, struct mtk_mdp_ctx, vpu); in vpu_to_ctx()
20 struct mtk_mdp_vpu *vpu = (struct mtk_mdp_vpu *) in mtk_mdp_vpu_handle_init_ack() local
23 /* mapping VPU address to kernel virtual address */ in mtk_mdp_vpu_handle_init_ack()
24 vpu->vsi = (struct mdp_process_vsi *) in mtk_mdp_vpu_handle_init_ack()
25 vpu_mapping_dm_addr(vpu->pdev, msg->vpu_inst_addr); in mtk_mdp_vpu_handle_init_ack()
26 vpu->inst_addr = msg->vpu_inst_addr; in mtk_mdp_vpu_handle_init_ack()
34 struct mtk_mdp_vpu *vpu = (struct mtk_mdp_vpu *) in mtk_mdp_vpu_ipi_handler() local
38 vpu->failure = msg->status; in mtk_mdp_vpu_ipi_handler()
39 if (!vpu->failure) { in mtk_mdp_vpu_ipi_handler()
[all …]
|
| /openbmc/linux/Documentation/devicetree/bindings/media/ |
| H A D | rockchip-vpu.yaml | 5 $id: http://devicetree.org/schemas/media/rockchip-vpu.yaml#
8 title: Hantro G1 VPU codecs implemented on Rockchip SoCs
20 - rockchip,rk3036-vpu
21 - rockchip,rk3066-vpu
22 - rockchip,rk3288-vpu
23 - rockchip,rk3328-vpu
24 - rockchip,rk3399-vpu
25 - rockchip,px30-vpu
26 - rockchip,rk3568-vpu
27 - rockchip,rk3588-av1-vpu
[all …]
|
| H A D | amphion,vpu.yaml | 5 $id: http://devicetree.org/schemas/media/amphion,vpu.yaml#
8 title: Amphion VPU codec IP
20 pattern: "^vpu@[0-9a-f]+$"
25 - nxp,imx8qm-vpu
26 - nxp,imx8qxp-vpu
45 Each vpu encoder or decoder correspond a MU, which used for communication
50 "^vpu-core@[0-9a-f]+$":
61 - nxp,imx8q-vpu-decoder
62 - nxp,imx8q-vpu-encoder
114 vpu: vpu@2c000000 {
[all …]
|