Home
last modified time | relevance | path

Searched +full:standby +full:- +full:gpios (Results 1 – 25 of 86) sorted by relevance

1234

/openbmc/linux/Documentation/devicetree/bindings/media/
H A Dsamsung,s5c73m3.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
11 - Sylwester Nawrocki <s.nawrocki@samsung.com>
14 The S5C73M3 camera ISP supports MIPI CSI-2 and parallel (ITU-R BT.656)
31 clock-names:
33 - const: cis_extclk
35 clock-frequency:
39 standby-gpios:
[all …]
/openbmc/linux/Documentation/devicetree/bindings/media/i2c/
H A Dmt9m001.txt1 MT9M001: 1/2-Inch Megapixel Digital Image Sensor
3 The MT9M001 is an SXGA-format with a 1/2-inch CMOS active-pixel digital
8 - compatible: shall be "onnn,mt9m001".
9 - clocks: reference to the master clock into sensor
13 - reset-gpios: GPIO handle which is connected to the reset pin of the chip.
15 - standby-gpios: GPIO handle which is connected to the standby pin of the chip.
19 sub-node for its digital output video port, in accordance with the video
21 Documentation/devicetree/bindings/media/video-interfaces.txt
26 camera-sensor@5d {
29 reset-gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
[all …]
H A Dchrontel,ch7322.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Chrontel HDMI-CEC Controller
10 - Jeff Chase <jnchase@google.com>
13 The Chrontel CH7322 is a discrete HDMI-CEC controller. It is
17 - $ref: /schemas/media/cec/cec-common.yaml#
33 reset-gpios:
36 pin is active-low.
39 standby-gpios:
[all …]
H A Daptina,mt9v111.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jacopo Mondi <jacopo@jmondi.org>
13 The Aptina MT9V111 is a 1/4-Inch VGA-format digital image sensor with a core
17 of image resolutions and formats controllable through a simple two-wires
30 enable-gpios:
34 standby-gpios:
36 Low power state control signal, pin name "STANDBY". Active high.
39 reset-gpios:
[all …]
H A Dmt9v032.txt1 * Aptina 1/3-Inch WVGA CMOS Digital Image Sensor
3 The Aptina MT9V032 is a 1/3-inch CMOS active pixel digital image sensor with
5 two-wire serial interface.
9 - compatible: value should be either one among the following
21 - link-frequencies: List of allowed link frequencies in Hz. Each frequency is
22 expressed as a 64-bit big-endian integer.
23 - reset-gpios: GPIO handle which is connected to the reset pin of the chip.
24 - standby-gpios: GPIO handle which is connected to the standby pin of the chip.
27 Documentation/devicetree/bindings/media/video-interfaces.txt.
37 link-frequencies = /bits/ 64
H A Dovti,ov02a10.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Dongchun Zhu <dongchun.zhu@mediatek.com>
13 description: |-
14 The Omnivision OV02A10 is a low-cost, high performance, 1/5-inch, 2 megapixel
17 @ 1600x1200 (UXGA) resolution transferred over a 1-lane MIPI interface. The
18 sensor output is available via CSI-2 serial data output.
21 - $ref: /schemas/media/video-interface-devices.yaml#
33 clock-names:
[all …]
/openbmc/linux/Documentation/devicetree/bindings/phy/
H A Dti,tcan104x-can.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/ti,tcan104x-can.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Aswath Govindraju <a-govindraju@ti.com>
14 pattern: "^can-phy"
18 - nxp,tjr1443
19 - ti,tcan1042
20 - ti,tcan1043
22 '#phy-cells':
[all …]
/openbmc/docs/designs/
H A Ddevice-tree-gpio-naming.md12 subsystem. The replacement is a "descriptor-based" character device interface.
17 libgpiod provides a feature where you can access gpios by a name given to them
25 specific field used to name the GPIOs in the DTS is `gpio-line-names`. This
26 [patch][3] shows an example of naming the GPIOs for a system.
28 GPIOs are used for arbitrary things. It's pretty hard to have a coherent naming
29 scheme in the face of a universe of potential use-cases.
37 - Ensure common function GPIOs within OpenBMC use the same naming convention
44 for all common GPIOs.
46 This list below includes all common GPIOs within OpenBMC. Any OpenBMC system
47 which provides one of the below GPIOs must name it as listed in this document.
[all …]
/openbmc/linux/Documentation/devicetree/bindings/iio/adc/
H A Dadi,ad7606.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Michael Hennerich <michael.hennerich@analog.com>
14 https://www.analog.com/media/en/technical-documentation/data-sheets/ad7606_7606-6_7606-4.pdf
15 https://www.analog.com/media/en/technical-documentation/data-sheets/AD7606B.pdf
16 https://www.analog.com/media/en/technical-documentation/data-sheets/AD7616.pdf
21 - adi,ad7605-4
22 - adi,ad7606-8
23 - adi,ad7606-6
[all …]
/openbmc/linux/Documentation/devicetree/bindings/gpio/
H A Dgpio-xgene-sb.txt1 APM X-Gene Standby GPIO controller bindings
3 This is a gpio controller in the standby domain. It also supports interrupt in
6 +-----------------+
7 | X-Gene standby |
8 | GPIO controller +------ GPIO_0
9 +------------+ | | ...
10 | Parent IRQ | EXT_INT_0 | +------ GPIO_8/EXT_INT_0
12 | (GICv2) +--------------+ +------ GPIO_[N+8]/EXT_INT_N
14 | | EXT_INT_N | +------ GPIO_[N+9]
16 | +--------------+ +------ GPIO_MAX
[all …]
/openbmc/linux/arch/arm/boot/dts/microchip/
H A Dat91-sama5d27_wlsom1.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * at91-sama5d27_wlsom1.dtsi - Device Tree file for SAMA5D27 WLSOM1
11 #include "sama5d2-pinfunc.h"
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/mfd/atmel-flexcom.h>
14 #include <dt-bindings/pinctrl/at91.h>
18 compatible = "microchip,sama5d27-wlsom1", "atmel,sama5d27", "atmel,sama5d2", "atmel,sama5";
26 clock-frequency = <32768>;
30 clock-frequency = <24000000>;
35 compatible = "mmc-pwrseq-wilc1000";
[all …]
H A Dat91-sama5d2_icp.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * at91-sama5d2_icp.dts - Device Tree file for SAMA5D2-ICP board
11 /dts-v1/;
13 #include "sama5d2-pinfunc.h"
14 #include <dt-bindings/gpio/gpio.h>
15 #include <dt-bindings/input/input.h>
16 #include <dt-bindings/mfd/atmel-flexcom.h>
19 model = "Microchip SAMA5D2-ICP";
20 compatible = "microchip,sama5d2-icp", "atmel,sama5d27", "atmel,sama5d2", "atmel,sama5";
32 stdout-path = "serial0:115200n8";
[all …]
H A Dat91-sama7g5ek.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * at91-sama7g5ek.dts - Device Tree file for SAMA7G5-EK board
11 /dts-v1/;
12 #include "sama7g5-pinfunc.h"
14 #include <dt-bindings/mfd/atmel-flexcom.h>
15 #include <dt-bindings/input/input.h>
16 #include <dt-bindings/pinctrl/at91.h>
17 #include <dt-bindings/sound/microchip,pdmc.h>
20 model = "Microchip SAMA7G5-EK";
25 stdout-path = "serial0:115200n8";
[all …]
/openbmc/linux/Documentation/devicetree/bindings/regulator/
H A Dmcp16502-regulator.txt4 - compatible: "microchip,mcp16502"
5 - reg: I2C slave address
6 - lpm-gpios: GPIO for LPM pin. Note that this GPIO *must* remain high during
7 suspend-to-ram, keeping the PMIC into HIBERNATE mode; this
9 - regulators: A node that houses a sub-node for each regulator within
10 the device. Each sub-node is identified using the node's
11 name. The content of each sub-node is defined by the
15 1) VDD_IO - Buck (1.2 - 3.7 V)
16 2) VDD_DDR - Buck (0.6 - 1.85 V)
17 3) VDD_CORE - Buck (0.6 - 1.85 V)
[all …]
H A Dnxp,pca9450-regulator.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/regulator/nxp,pca9450-regulator.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Robin Gong <yibin.gong@nxp.com>
18 https://www.nxp.com/docs/en/data-sheet/PCA9450DS.pdf
28 - nxp,pca9450a
29 - nxp,pca9450b
30 - nxp,pca9450c
44 "^LDO[1-5]$":
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Dstm32mp157c-ed1.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved
6 /dts-v1/;
9 #include "stm32mp157-pinctrl.dtsi"
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/mfd/st,stpmu1.h>
15 compatible = "st,stm32mp157c-ed1", "st,stm32mp157";
18 stdout-path = "serial3:115200n8";
25 sd_switch: regulator-sd_switch {
26 compatible = "regulator-gpio";
[all …]
/openbmc/linux/Documentation/devicetree/bindings/usb/
H A Dusb4604.txt1 SMSC USB4604 High-Speed Hub Controller
4 - compatible: Should be "smsc,usb4604"
7 - reg: Specifies the i2c slave address, it is required and should be 0x2d
9 - reset-gpios: Should specify GPIO for reset.
10 - initial-mode: Should specify initial mode.
11 (1 for HUB mode, 2 for STANDBY mode)
14 usb-hub@2d {
17 reset-gpios = <&gpx3 5 1>;
18 initial-mode = <1>;
H A Dsmsc,usb3503.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: SMSC USB3503 High-Speed Hub Controller
10 - Dongjin Kim <tobetter@gmail.com>
15 - smsc,usb3503
16 - smsc,usb3503a
17 - smsc,usb3803
22 connect-gpios:
27 intn-gpios:
[all …]
/openbmc/linux/Documentation/devicetree/bindings/sound/
H A Dti,tas6424.txt1 Texas Instruments TAS6424 Quad-Channel Audio amplifier
6 - compatible: "ti,tas6424" - TAS6424
7 - reg: I2C slave address
8 - sound-dai-cells: must be equal to 0
9 - standby-gpios: GPIO used to shut the TAS6424 down.
10 - mute-gpios: GPIO used to mute all the outputs
18 #sound-dai-cells = <0>;
22 https://www.ti.com/product/TAS6424-Q1
/openbmc/linux/drivers/gpio/
H A Dgpio-xgene-sb.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * AppliedMicro X-Gene SoC GPIO-Standby Driver
19 #include "gpiolib-acpi.h"
22 #define XGENE_NIRQ_PROPERTY "apm,nr-irqs"
23 #define XGENE_NGPIO_PROPERTY "apm,nr-gpios"
24 #define XGENE_IRQ_START_PROPERTY "apm,irq-start"
41 * struct xgene_gpio_sb - GPIO-Standby private data structure.
42 * @gc: memory-mapped GPIO controllers.
58 #define HWIRQ_TO_GPIO(priv, hwirq) ((hwirq) + (priv)->irq_start)
59 #define GPIO_TO_HWIRQ(priv, gpio) ((gpio) - (priv)->irq_start)
[all …]
/openbmc/linux/arch/arm64/boot/dts/ti/
H A Dk3-j721s2-common-proc-board.dts1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2021 Texas Instruments Incorporated - https://www.ti.com/
8 /dts-v1/;
10 #include "k3-j721s2-som-p0.dtsi"
11 #include <dt-bindings/net/ti-dp83867.h>
12 #include <dt-bindings/phy/phy-cadence.h>
13 #include <dt-bindings/phy/phy.h>
15 #include "k3-serdes.h"
18 compatible = "ti,j721s2-evm", "ti,j721s2";
22 stdout-path = "serial2:115200n8";
[all …]
H A Dk3-am642-phyboard-electra-rdk.dts1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2021 PHYTEC America, LLC - https://www.phytec.com
10 * https://www.phytec.com/product/phyboard-am64x
13 /dts-v1/;
15 #include <dt-bindings/gpio/gpio.h>
16 #include <dt-bindings/input/input.h>
17 #include <dt-bindings/leds/common.h>
18 #include <dt-bindings/leds/leds-pca9532.h>
19 #include <dt-bindings/phy/phy.h>
20 #include "k3-am642.dtsi"
[all …]
H A Dk3-j721e-common-proc-board.dts1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2019 Texas Instruments Incorporated - https://www.ti.com/
8 /dts-v1/;
10 #include "k3-j721e-som-p0.dtsi"
11 #include <dt-bindings/gpio/gpio.h>
12 #include <dt-bindings/input/input.h>
13 #include <dt-bindings/net/ti-dp83867.h>
14 #include <dt-bindings/phy/phy-cadence.h>
17 compatible = "ti,j721e-evm", "ti,j721e";
33 stdout-path = "serial2:115200n8";
[all …]
/openbmc/linux/arch/arm64/boot/dts/amlogic/
H A Dmeson-gxl-s905d-vero4k-plus.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
8 #include "meson-gxl-s905d.dtsi"
9 #include "meson-gx-p23x-q20x.dtsi"
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/leds/common.h>
14 compatible = "osmc,vero4k-plus", "amlogic,s905d", "amlogic,meson-gxl";
17 gpio-keys-polled {
18 compatible = "gpio-keys-polled";
19 poll-interval = <20>;
[all …]
/openbmc/linux/Documentation/devicetree/bindings/display/bridge/
H A Dtoshiba,tc358775.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Vinay Simha BN <simhavcs@gmail.com>
15 MIPI DSI-RX Data 4-lane, CLK 1-lane with data rates up to 800 Mbps/lane.
17 Up to 1600x1200 24-bit/pixel resolution for single-link LVDS display panel
19 Up to WUXGA (1920x1200 24-bit pixels) resolution for dual-link LVDS display
30 vdd-supply:
33 vddio-supply:
36 stby-gpios:
[all …]

1234