Home
last modified time | relevance | path

Searched full:pmcc (Results 1 – 22 of 22) sorted by relevance

/openbmc/qemu/target/ppc/
H A Dpower8-pmu-regs.c.inc19 * Read access is granted for all PMCC values but 0b01, where a
36 * Write access is granted for PMCC values 0b10 and 0b11. Userspace
37 * writing with PMCC 0b00 will generate a Hypervisor Emulation
38 * Assistance Interrupt. Userspace writing with PMCC 0b01 will
48 /* PMCC = 0b01 */
51 /* PMCC = 0b00 */
148 * When MMCR0[PMCC] is set to 0b10 or 0b11, providing
203 * If PMCC = 0b11, PMC5 and PMC6 aren't included in the Performance
236 * If PMCC = 0b11, PMC5 and PMC6 aren't included in the Performance
H A Dcpu.h808 HFLAGS_PMCC0 = 15, /* MMCR0 PMCC bit 0 */
809 HFLAGS_PMCC1 = 16, /* MMCR0 PMCC bit 1 */
/openbmc/linux/arch/ia64/kernel/
H A Dcyclone.c69 /* setup PMCC */ in init_cyclone_clock()
73 printk(KERN_ERR "Summit chipset: Could not find valid PMCC" in init_cyclone_clock()
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dnvidia,tegra20-pinmux.yaml47 ck32, ddrc, pmca, pmcb, pmcc, pmcd, pmce, xm2c, xm2d, ls,
/openbmc/u-boot/arch/arm/mach-tegra/tegra20/
H A Dpinmux.c418 DRVGRP(PMCC),
/openbmc/linux/arch/arm/boot/dts/nvidia/
H A Dtegra20-trimslice.dts219 "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
H A Dtegra20-tamonten.dtsi196 "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
H A Dtegra20-paz00.dts212 "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
H A Dtegra20-ventana.dts227 "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
H A Dtegra20-harmony.dts213 "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
H A Dtegra20-seaboard.dts225 "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
H A Dtegra20-asus-tf101.dts321 "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
H A Dtegra20-acer-a500-picasso.dts268 "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
/openbmc/u-boot/arch/arm/dts/
H A Dtegra20-tamonten.dtsi184 "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
H A Dtegra20-paz00.dts228 "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
H A Dtegra20-ventana.dts246 "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
H A Dtegra20-harmony.dts234 "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
H A Dtegra20-seaboard.dts256 "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
/openbmc/linux/arch/powerpc/perf/
H A Disa207-common.c720 * when MMCR0 PMCC=0b00. in isa207_compute_mmcr()
H A Dcore-book3s.c1325 * Set the 'freeze counters' bit, clear EBE/BHRBA/PMCC/PMAO/FC56 in power_pmu_disable()
/openbmc/linux/drivers/net/ethernet/via/
H A Dvia-velocity.h753 * Bits in the PMCC register
/openbmc/linux/drivers/pinctrl/tegra/
H A Dpinctrl-tegra20.c2158 PULL_PG(pmcc, 0xb0, 8),