Searched full:pll12 (Results 1 – 11 of 11) sorted by relevance
| /openbmc/linux/Documentation/devicetree/bindings/clock/ |
| H A D | allwinner,sun9i-a80-gt-clk.yaml | 48 clocks = <&osc24M>, <&pll4>, <&pll12>, <&pll12>;
|
| H A D | allwinner,sun9i-a80-ahb-clk.yaml | 48 clocks = <>_clk>, <&pll4>, <&pll12>, <&pll12>;
|
| /openbmc/linux/include/dt-bindings/clock/ |
| H A D | qcom,gcc-ipq806x.h | 239 #define PLL12 231 macro
|
| H A D | qcom,gcc-msm8660.h | 266 #define PLL12 257 macro
|
| H A D | qcom,gcc-mdm9615.h | 301 #define PLL12 291 macro
|
| H A D | qcom,gcc-msm8960.h | 299 #define PLL12 291 macro
|
| /openbmc/u-boot/arch/arm/mach-sunxi/ |
| H A D | clock_sun9i.c | 26 /* Set up PLL12 (peripheral 1) */ in clock_init_safe()
|
| /openbmc/u-boot/doc/device-tree-bindings/clock/ |
| H A D | st,stm32mp1.txt | 25 MPU AXI MCU PLL12 PLL3 PLL4 RTC MCO1 MCO2
|
| /openbmc/linux/drivers/clk/qcom/ |
| H A D | gcc-msm8960.c | 3363 [PLL12] = &hfpll_l2.clkr,
3577 [PLL12] = &hfpll_l2.clkr,
|
| H A D | gcc-ipq806x.c | 3187 [PLL12] = &hfpll_l2.clkr,
|
| /openbmc/linux/drivers/accel/habanalabs/include/gaudi/ |
| H A D | gaudi_async_ids_map_extended.h | 277 { .fc_id = 251, .cpu_id = 119, .valid = 1, .name = "PLL12" },
|