Home
last modified time | relevance | path

Searched full:ph0 (Results 1 – 25 of 73) sorted by relevance

123

/openbmc/linux/drivers/clk/meson/
H A Dclk-phase.c69 * for the outside world (ph0), the tdmout (ph1) and tdmin (ph2).
88 val = meson_parm_read(clk->map, &tph->ph0); in meson_clk_triphase_sync()
102 val = meson_parm_read(clk->map, &tph->ph0); in meson_clk_triphase_get_phase()
104 return meson_clk_degrees_from_val(val, tph->ph0.width); in meson_clk_triphase_get_phase()
113 val = meson_clk_degrees_to_val(degrees, tph->ph0.width); in meson_clk_triphase_set_phase()
114 meson_parm_write(clk->map, &tph->ph0, val); in meson_clk_triphase_set_phase()
H A Dclk-phase.h18 struct parm ph0; member
/openbmc/linux/Documentation/devicetree/bindings/iio/proximity/
H A Dsemtech,sx9324.yaml41 semtech,ph0-pin:
59 description: Same as ph0-pin for phase 1.
67 description: Same as ph0-pin for phase 2.
75 description: Same as ph0-pin for phase 3.
189 semtech,ph0-pin = <1 2 3>;
/openbmc/linux/Documentation/ABI/testing/
H A Dsysfs-bus-iio-sx932415 (PH0, PH1, PH2, PH3), where the inputs are configured
18 By default, during the first phase, [PH0], CS0 is measured,
/openbmc/u-boot/configs/
H A DBananapro_defconfig7 CONFIG_USB1_VBUS_PIN="PH0"
H A DA20-Olimex-SOM-EVB_defconfig7 CONFIG_MMC3_CD_PIN="PH0"
H A DSinlinx_SinA33_defconfig13 CONFIG_VIDEO_LCD_BL_PWM="PH0"
H A DA33-OLinuXino_defconfig16 CONFIG_VIDEO_LCD_BL_PWM="PH0"
H A Dgt90h_v4_defconfig16 CONFIG_VIDEO_LCD_BL_PWM="PH0"
H A Dpolaroid_mid2407pxe03_defconfig16 CONFIG_VIDEO_LCD_BL_PWM="PH0"
H A Dinet86dz_defconfig16 CONFIG_VIDEO_LCD_BL_PWM="PH0"
H A Dpolaroid_mid2809pxe04_defconfig16 CONFIG_VIDEO_LCD_BL_PWM="PH0"
H A Dq8_a33_tablet_1024x600_defconfig16 CONFIG_VIDEO_LCD_BL_PWM="PH0"
H A Dq8_a33_tablet_800x480_defconfig16 CONFIG_VIDEO_LCD_BL_PWM="PH0"
H A Dq8_a23_tablet_800x480_defconfig16 CONFIG_VIDEO_LCD_BL_PWM="PH0"
H A DiNet_D978_rev2_defconfig16 CONFIG_VIDEO_LCD_BL_PWM="PH0"
H A Dga10h_v1_1_defconfig16 CONFIG_VIDEO_LCD_BL_PWM="PH0"
/openbmc/u-boot/arch/arm/dts/
H A Dsun7i-a20-bananapro.dts209 pins = "PH0";
226 gpio = <&pio 7 0 GPIO_ACTIVE_HIGH>; /* PH0 */
H A Dsun7i-a20-olimex-som-evb.dts227 cd-gpios = <&pio 7 0 GPIO_ACTIVE_LOW>; /* PH0 */
256 pins = "PH0";
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dsc7180-trogdor-quackingstick-r0-lte.dts21 semtech,ph0-pin = <3 1 3>;
H A Dsc7180-trogdor-pazquel.dtsi13 semtech,ph0-pin = <1 3 3>;
/openbmc/linux/arch/arm/boot/dts/allwinner/
H A Dsun4i-a10-inet1.dts108 interrupts = <7 0 IRQ_TYPE_EDGE_RISING>; /* PH0 / EINT0 */
H A Dsun7i-a20-bananapro.dts180 gpio = <&pio 7 0 GPIO_ACTIVE_HIGH>; /* PH0 */
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dnvidia,tegra124-pinmux.yaml58 pk2, pi3, pi6, pg0, pg1, pg2, pg3, pg4, pg5, pg6, pg7, ph0,
/openbmc/u-boot/arch/arm/include/asm/arch-sunxi/
H A Dgpio.h18 * PG0 - PG9 | PH0 - PH27 | PI0 - PI12

123