Home
last modified time | relevance | path

Searched full:lse (Results 1 – 25 of 84) sorted by relevance

1234

/openbmc/linux/arch/arm64/include/asm/
H A Dlse.h9 #define __LSE_PREAMBLE ".arch_extension lse\n"
32 #define ARM64_LSE_ATOMIC_INSN(llsc, lse) \ argument
33 ALTERNATIVE(llsc, __LSE_PREAMBLE lse, ARM64_HAS_LSE_ATOMICS)
41 #define ARM64_LSE_ATOMIC_INSN(llsc, lse) llsc argument
H A Dcmpxchg.h14 #include <asm/lse.h>
17 * We need separate acquire parameters for ll/sc and lse, since the full
34 /* LSE atomics */ \
H A Dpercpu.h79 /* LSE atomics */ \
100 /* LSE atomics */ \
/openbmc/linux/tools/testing/selftests/net/forwarding/
H A Dtc_flower.sh554 # Match on first LSE (minimal values for each field)
556 flower $tcflags mpls lse depth 1 label 0 action continue
558 flower $tcflags mpls lse depth 1 tc 0 action continue
560 flower $tcflags mpls lse depth 1 bos 0 action continue
562 flower $tcflags mpls lse depth 1 ttl 0 action continue
564 # Match on second LSE (maximal values for each field)
566 flower $tcflags mpls lse depth 2 label 1048575 action continue
568 flower $tcflags mpls lse depth 2 tc 7 action continue
570 flower $tcflags mpls lse depth 2 bos 1 action continue
572 flower $tcflags mpls lse depth 2 ttl 255 action continue
[all …]
/openbmc/linux/include/linux/soc/marvell/octeontx2/
H A Dasm.h20 __asm__ volatile(".cpu generic+lse\n" \
33 __asm__ volatile(".cpu generic+lse\n" \
43 asm volatile (".cpu generic+lse\n" in otx2_atomic64_fetch_add()
/openbmc/linux/arch/arm64/kvm/hyp/include/nvhe/
H A Dspinlock.h17 #include <asm/lse.h>
58 /* LSE atomics */ in hyp_spin_lock()
92 /* LSE atomics */ in hyp_spin_unlock()
/openbmc/u-boot/doc/device-tree-bindings/clock/
H A Dst,stm32mp1.txt160 - clk-lse
171 a) for external oscillator: "clk-lse", "clk-hse"
178 - "st,drive" (only for LSE) value of the drive for the oscillator
192 clk_lse: clk-lse {
/openbmc/openbmc/poky/meta/recipes-devtools/gcc/gcc/
H A D0022-libatomic-Do-not-enforce-march-on-aarch64.patch27 -IFUNC_OPTIONS = -march=armv8-a+lse
39 -@ARCH_AARCH64_LINUX_TRUE@@HAVE_IFUNC_TRUE@IFUNC_OPTIONS = -march=armv8-a+lse
/openbmc/linux/drivers/infiniband/hw/hfi1/
H A Dplatform.c224 u16 lss = ppd->link_speed_supported, lse = ppd->link_speed_enabled; in qual_bitrate() local
227 if ((lss & OPA_LINK_SPEED_25G) && (lse & OPA_LINK_SPEED_25G) && in qual_bitrate()
232 if ((lss & OPA_LINK_SPEED_12_5G) && (lse & OPA_LINK_SPEED_12_5G) && in qual_bitrate()
729 u16 lss = ppd->link_speed_supported, lse = ppd->link_speed_enabled; in tune_active_qsfp() local
794 if ((lss & OPA_LINK_SPEED_25G) && (lse & OPA_LINK_SPEED_25G)) in tune_active_qsfp()
798 else if ((lss & OPA_LINK_SPEED_12_5G) && (lse & OPA_LINK_SPEED_12_5G)) in tune_active_qsfp()
819 u16 lss = ppd->link_speed_supported, lse = ppd->link_speed_enabled; in tune_qsfp() local
833 if ((lss & OPA_LINK_SPEED_25G) && (lse & OPA_LINK_SPEED_25G)) in tune_qsfp()
836 (lse & OPA_LINK_SPEED_12_5G)) in tune_qsfp()
/openbmc/qemu/hw/usb/
H A Du2f.h4 * Copyright (c) 2020 César Belley <cesar.belley@lse.epita.fr>
5 * Written by César Belley <cesar.belley@lse.epita.fr>
H A Du2f.c4 * Copyright (c) 2020 César Belley <cesar.belley@lse.epita.fr>
5 * Written by César Belley <cesar.belley@lse.epita.fr>
H A Du2f-emulated.c4 * Copyright (c) 2020 César Belley <cesar.belley@lse.epita.fr>
5 * Written by César Belley <cesar.belley@lse.epita.fr>
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dst,stm32mp1-rcc.yaml93 - const: lse
118 clock-names = "hse", "hsi", "csi", "lse", "lsi";
H A Dst,stm32h7-rcc.txt22 - low speed external clock signal (LSE)
/openbmc/qemu/scripts/
H A Du2f-setup-gen.py5 # Copyright (c) 2020 César Belley <cesar.belley@lse.epita.fr>
6 # Written by César Belley <cesar.belley@lse.epita.fr>
/openbmc/qemu/contrib/gitdm/
H A Dgroup-map-interns7 cesar.belley@lse.epita.fr
/openbmc/qemu/tests/qtest/
H A Dstm32l4x5_rcc-test.c101 /* LSE activation, no LSE Bypass */ in test_activate_lse()
/openbmc/openbmc/poky/meta/recipes-extended/libaio/
H A Dlibaio_0.3.113.bb3 HOMEPAGE = "http://lse.sourceforge.net/io/aio.html"
/openbmc/linux/net/sched/
H A Dact_mpls.c23 static __be32 tcf_mpls_get_lse(struct mpls_shim_hdr *lse, in tcf_mpls_get_lse() argument
28 if (lse) in tcf_mpls_get_lse()
29 new_lse = be32_to_cpu(lse->label_stack_entry); in tcf_mpls_get_lse()
/openbmc/linux/arch/arm/boot/dts/st/
H A Dstm32mp157a-dk1-scmi.dts67 clock-names = "hse", "hsi", "csi", "lse", "lsi";
H A Dstm32mp157c-ed1-scmi.dts72 clock-names = "hse", "hsi", "csi", "lse", "lsi";
H A Dstm32mp157c-dk2-scmi.dts73 clock-names = "hse", "hsi", "csi", "lse", "lsi";
H A Dstm32mp157c-ev1-scmi.dts77 clock-names = "hse", "hsi", "csi", "lse", "lsi";
/openbmc/linux/drivers/clk/
H A Dclk-stm32f4.c1117 "no-clock", "lse", "lsi", "hse-rtc"
1137 static const char *hdmi_parents[2] = { "lse", "hsi_div488" };
1141 static const char *lptim_parent[4] = { "apb1_mul", "lsi", "hsi", "lse" };
1143 static const char *uart_parents1[4] = { "apb2_div", "sys", "hsi", "lse" };
1144 static const char *uart_parents2[4] = { "apb1_div", "sys", "hsi", "lse" };
1840 clks[CLK_LSE] = clk_register_rgate(NULL, "lse", "clk-lse", 0, in stm32f4_rcc_init()
1844 pr_err("Unable to register lse clock\n"); in stm32f4_rcc_init()
/openbmc/linux/drivers/net/ethernet/mellanox/mlx5/core/en/
H A Dtc_tun_mplsoudp.c78 /* Only support matching the first LSE */ in parse_tunnel()

1234