/openbmc/linux/drivers/gpu/drm/sun4i/ |
H A D | sun4i_hdmi_i2c.c | 25 static int fifo_transfer(struct sun4i_hdmi *hdmi, u8 *buf, int len, bool read) in fifo_transfer() argument 41 (hdmi->variant->ddc_fifo_thres_incl ? 0 : 1); in fifo_transfer() 50 if (regmap_field_read_poll_timeout(hdmi->field_ddc_int_status, reg, in fifo_transfer() 59 ioread8_rep(hdmi->base + hdmi->variant->ddc_fifo_reg, buf, len); in fifo_transfer() 61 iowrite8_rep(hdmi->base + hdmi->variant->ddc_fifo_reg, buf, len); in fifo_transfer() 64 regmap_field_force_write(hdmi->field_ddc_int_status, in fifo_transfer() 70 static int xfer_msg(struct sun4i_hdmi *hdmi, struct i2c_msg *msg) in xfer_msg() argument 76 if (hdmi->variant->ddc_fifo_has_dir) { in xfer_msg() 77 reg = readl(hdmi->base + SUN4I_HDMI_DDC_CTRL_REG); in xfer_msg() 82 writel(reg, hdmi->base + SUN4I_HDMI_DDC_CTRL_REG); in xfer_msg() [all …]
|
H A D | sun4i_hdmi_enc.c | 47 static int sun4i_hdmi_setup_avi_infoframes(struct sun4i_hdmi *hdmi, in sun4i_hdmi_setup_avi_infoframes() argument 55 &hdmi->connector, mode); in sun4i_hdmi_setup_avi_infoframes() 68 writeb(buffer[i], hdmi->base + SUN4I_HDMI_AVI_INFOFRAME_REG(i)); in sun4i_hdmi_setup_avi_infoframes() 88 struct sun4i_hdmi *hdmi = drm_encoder_to_sun4i_hdmi(encoder); in sun4i_hdmi_disable() local 91 DRM_DEBUG_DRIVER("Disabling the HDMI Output\n"); in sun4i_hdmi_disable() 93 val = readl(hdmi->base + SUN4I_HDMI_VID_CTRL_REG); in sun4i_hdmi_disable() 95 writel(val, hdmi->base + SUN4I_HDMI_VID_CTRL_REG); in sun4i_hdmi_disable() 97 clk_disable_unprepare(hdmi->tmds_clk); in sun4i_hdmi_disable() 104 struct sun4i_hdmi *hdmi = drm_encoder_to_sun4i_hdmi(encoder); in sun4i_hdmi_enable() local 105 struct drm_display_info *display = &hdmi->connector.display_info; in sun4i_hdmi_enable() [all …]
|
H A D | sun8i_dw_hdmi.c | 22 struct sun8i_dw_hdmi *hdmi = encoder_to_sun8i_dw_hdmi(encoder); in sun8i_dw_hdmi_encoder_mode_set() local 24 clk_set_rate(hdmi->clk_tmds, mode->crtc_clock * 1000); in sun8i_dw_hdmi_encoder_mode_set() 33 sun8i_dw_hdmi_mode_valid_a83t(struct dw_hdmi *hdmi, void *data, in sun8i_dw_hdmi_mode_valid_a83t() argument 44 sun8i_dw_hdmi_mode_valid_h6(struct dw_hdmi *hdmi, void *data, in sun8i_dw_hdmi_mode_valid_h6() argument 104 struct sun8i_dw_hdmi *hdmi; in sun8i_dw_hdmi_bind() local 110 hdmi = devm_kzalloc(&pdev->dev, sizeof(*hdmi), GFP_KERNEL); in sun8i_dw_hdmi_bind() 111 if (!hdmi) in sun8i_dw_hdmi_bind() 114 plat_data = &hdmi->plat_data; in sun8i_dw_hdmi_bind() 115 hdmi->dev = &pdev->dev; in sun8i_dw_hdmi_bind() 116 encoder = &hdmi->encoder; in sun8i_dw_hdmi_bind() [all …]
|
/openbmc/linux/drivers/gpu/drm/bridge/synopsys/ |
H A D | dw-hdmi.c | 3 * DesignWare High-Definition Multimedia Interface (HDMI) driver 12 #include <linux/hdmi.h> 38 #include "dw-hdmi-audio.h" 39 #include "dw-hdmi-cec.h" 40 #include "dw-hdmi.h" 47 /* DW-HDMI Controller >= 0x200a are at least compliant with SCDC version 1 */ 125 int (*configure)(struct dw_hdmi *hdmi, 191 void (*enable_audio)(struct dw_hdmi *hdmi); 192 void (*disable_audio)(struct dw_hdmi *hdmi); 210 static inline void hdmi_writeb(struct dw_hdmi *hdmi, u8 val, int offset) in hdmi_writeb() argument [all …]
|
/openbmc/linux/drivers/gpu/drm/rockchip/ |
H A D | rk3066_hdmi.c | 73 static inline u8 hdmi_readb(struct rk3066_hdmi *hdmi, u16 offset) in hdmi_readb() argument 75 return readl_relaxed(hdmi->regs + offset); in hdmi_readb() 78 static inline void hdmi_writeb(struct rk3066_hdmi *hdmi, u16 offset, u32 val) in hdmi_writeb() argument 80 writel_relaxed(val, hdmi->regs + offset); in hdmi_writeb() 83 static inline void hdmi_modb(struct rk3066_hdmi *hdmi, u16 offset, in hdmi_modb() argument 86 u8 temp = hdmi_readb(hdmi, offset) & ~msk; in hdmi_modb() 89 hdmi_writeb(hdmi, offset, temp); in hdmi_modb() 92 static void rk3066_hdmi_i2c_init(struct rk3066_hdmi *hdmi) in rk3066_hdmi_i2c_init() argument 96 ddc_bus_freq = (hdmi->tmdsclk >> 2) / HDMI_SCL_RATE; in rk3066_hdmi_i2c_init() 98 hdmi_writeb(hdmi, HDMI_DDC_BUS_FREQ_L, ddc_bus_freq & 0xFF); in rk3066_hdmi_i2c_init() [all …]
|
H A D | inno_hdmi.c | 12 #include <linux/hdmi.h> 159 static inline u8 hdmi_readb(struct inno_hdmi *hdmi, u16 offset) in hdmi_readb() argument 161 return readl_relaxed(hdmi->regs + (offset) * 0x04); in hdmi_readb() 164 static inline void hdmi_writeb(struct inno_hdmi *hdmi, u16 offset, u32 val) in hdmi_writeb() argument 166 writel_relaxed(val, hdmi->regs + (offset) * 0x04); in hdmi_writeb() 169 static inline void hdmi_modb(struct inno_hdmi *hdmi, u16 offset, in hdmi_modb() argument 172 u8 temp = hdmi_readb(hdmi, offset) & ~msk; in hdmi_modb() 175 hdmi_writeb(hdmi, offset, temp); in hdmi_modb() 178 static void inno_hdmi_i2c_init(struct inno_hdmi *hdmi) in inno_hdmi_i2c_init() argument 182 ddc_bus_freq = (hdmi->tmds_rate >> 2) / HDMI_SCL_RATE; in inno_hdmi_i2c_init() [all …]
|
H A D | dw_hdmi-rockchip.c | 39 /* need to be unset if hdmi or i2c should control voltage */ 63 * @lcdsel_big: reg value of selecting vop big for HDMI 64 * @lcdsel_lit: reg value of selecting vop little for HDMI 80 struct dw_hdmi *hdmi; member 210 static int rockchip_hdmi_parse_dt(struct rockchip_hdmi *hdmi) in rockchip_hdmi_parse_dt() argument 212 struct device_node *np = hdmi->dev->of_node; in rockchip_hdmi_parse_dt() 214 hdmi->regmap = syscon_regmap_lookup_by_phandle(np, "rockchip,grf"); in rockchip_hdmi_parse_dt() 215 if (IS_ERR(hdmi->regmap)) { in rockchip_hdmi_parse_dt() 216 DRM_DEV_ERROR(hdmi->dev, "Unable to get rockchip,grf\n"); in rockchip_hdmi_parse_dt() 217 return PTR_ERR(hdmi->regmap); in rockchip_hdmi_parse_dt() [all …]
|
/openbmc/linux/drivers/gpu/drm/msm/hdmi/ |
H A D | hdmi.c | 16 #include <sound/hdmi-codec.h> 17 #include "hdmi.h" 19 void msm_hdmi_set_mode(struct hdmi *hdmi, bool power_on) in msm_hdmi_set_mode() argument 24 spin_lock_irqsave(&hdmi->reg_lock, flags); in msm_hdmi_set_mode() 27 if (!hdmi->hdmi_mode) { in msm_hdmi_set_mode() 29 hdmi_write(hdmi, REG_HDMI_CTRL, ctrl); in msm_hdmi_set_mode() 38 hdmi_write(hdmi, REG_HDMI_CTRL, ctrl); in msm_hdmi_set_mode() 39 spin_unlock_irqrestore(&hdmi->reg_lock, flags); in msm_hdmi_set_mode() 40 DBG("HDMI Core: %s, HDMI_CTRL=0x%08x", in msm_hdmi_set_mode() 46 struct hdmi *hdmi = dev_id; in msm_hdmi_irq() local [all …]
|
H A D | hdmi_hpd.c | 12 #include "hdmi.h" 14 static void msm_hdmi_phy_reset(struct hdmi *hdmi) in msm_hdmi_phy_reset() argument 18 val = hdmi_read(hdmi, REG_HDMI_PHY_CTRL); in msm_hdmi_phy_reset() 22 hdmi_write(hdmi, REG_HDMI_PHY_CTRL, in msm_hdmi_phy_reset() 26 hdmi_write(hdmi, REG_HDMI_PHY_CTRL, in msm_hdmi_phy_reset() 32 hdmi_write(hdmi, REG_HDMI_PHY_CTRL, in msm_hdmi_phy_reset() 36 hdmi_write(hdmi, REG_HDMI_PHY_CTRL, in msm_hdmi_phy_reset() 44 hdmi_write(hdmi, REG_HDMI_PHY_CTRL, in msm_hdmi_phy_reset() 48 hdmi_write(hdmi, REG_HDMI_PHY_CTRL, in msm_hdmi_phy_reset() 54 hdmi_write(hdmi, REG_HDMI_PHY_CTRL, in msm_hdmi_phy_reset() [all …]
|
H A D | hdmi_bridge.c | 12 #include "hdmi.h" 26 struct hdmi *hdmi = hdmi_bridge->hdmi; in msm_hdmi_power_on() local 27 const struct hdmi_platform_config *config = hdmi->config; in msm_hdmi_power_on() 30 pm_runtime_get_sync(&hdmi->pdev->dev); in msm_hdmi_power_on() 32 ret = regulator_bulk_enable(config->pwr_reg_cnt, hdmi->pwr_regs); in msm_hdmi_power_on() 37 DBG("pixclock: %lu", hdmi->pixclock); in msm_hdmi_power_on() 38 ret = clk_set_rate(hdmi->pwr_clks[0], hdmi->pixclock); in msm_hdmi_power_on() 46 ret = clk_prepare_enable(hdmi->pwr_clks[i]); in msm_hdmi_power_on() 58 struct hdmi *hdmi = hdmi_bridge->hdmi; in power_off() local 59 const struct hdmi_platform_config *config = hdmi->config; in power_off() [all …]
|
H A D | hdmi_hdcp.c | 5 #include "hdmi.h" 21 /* QFPROM Registers for HDMI/HDCP */ 49 struct hdmi *hdmi; member 78 static int msm_hdmi_ddc_read(struct hdmi *hdmi, u16 addr, u8 offset, in msm_hdmi_ddc_read() argument 99 rc = i2c_transfer(hdmi->i2c, msgs, 2); in msm_hdmi_ddc_read() 116 static int msm_hdmi_ddc_write(struct hdmi *hdmi, u16 addr, u8 offset, in msm_hdmi_ddc_write() argument 141 rc = i2c_transfer(hdmi->i2c, msgs, 1); in msm_hdmi_ddc_write() 159 struct hdmi *hdmi = hdcp_ctrl->hdmi; in msm_hdmi_hdcp_scm_wr() local 167 phy_addr = (u32)hdmi->mmio_phy_addr; in msm_hdmi_hdcp_scm_wr() 190 hdmi_write(hdmi, preg[i], pdata[i]); in msm_hdmi_hdcp_scm_wr() [all …]
|
H A D | hdmi_i2c.c | 7 #include "hdmi.h" 11 struct hdmi *hdmi; member 19 struct hdmi *hdmi = hdmi_i2c->hdmi; in init_ddc() local 21 hdmi_write(hdmi, REG_HDMI_DDC_CTRL, in init_ddc() 23 hdmi_write(hdmi, REG_HDMI_DDC_CTRL, in init_ddc() 26 hdmi_write(hdmi, REG_HDMI_DDC_SPEED, in init_ddc() 30 hdmi_write(hdmi, REG_HDMI_DDC_SETUP, in init_ddc() 34 hdmi_write(hdmi, REG_HDMI_DDC_REF, in init_ddc() 41 struct hdmi *hdmi = hdmi_i2c->hdmi; in ddc_clear_irq() local 42 struct drm_device *dev = hdmi->dev; in ddc_clear_irq() [all …]
|
H A D | hdmi.h | 15 #include <linux/hdmi.h> 20 #include "hdmi.xml.h" 33 struct hdmi { struct 67 /* the encoder we are hooked to (outside of hdmi block) */ argument 70 bool hdmi_mode; /* are we in hdmi mode? */ argument 109 struct hdmi *hdmi; member 114 void msm_hdmi_set_mode(struct hdmi *hdmi, bool power_on); 116 static inline void hdmi_write(struct hdmi *hdmi, u32 reg, u32 data) in hdmi_write() argument 118 msm_writel(data, hdmi->mmio + reg); in hdmi_write() 121 static inline u32 hdmi_read(struct hdmi *hdmi, u32 reg) in hdmi_read() argument [all …]
|
/openbmc/linux/drivers/gpu/drm/omapdrm/dss/ |
H A D | hdmi4.c | 3 * HDMI interface DSS driver for TI's OMAP4 family of SoCs. 10 #define DSS_SUBSYS_NAME "HDMI" 27 #include <sound/omap-hdmi-audio.h> 38 #include "hdmi.h" 40 static int hdmi_runtime_get(struct omap_hdmi *hdmi) in hdmi_runtime_get() argument 46 r = pm_runtime_get_sync(&hdmi->pdev->dev); in hdmi_runtime_get() 48 pm_runtime_put_noidle(&hdmi->pdev->dev); in hdmi_runtime_get() 54 static void hdmi_runtime_put(struct omap_hdmi *hdmi) in hdmi_runtime_put() argument 60 r = pm_runtime_put_sync(&hdmi->pdev->dev); in hdmi_runtime_put() 66 struct omap_hdmi *hdmi = data; in hdmi_irq_handler() local [all …]
|
H A D | hdmi5.c | 3 * HDMI driver for OMAP5 14 #define DSS_SUBSYS_NAME "HDMI" 31 #include <sound/omap-hdmi-audio.h> 41 static int hdmi_runtime_get(struct omap_hdmi *hdmi) in hdmi_runtime_get() argument 47 r = pm_runtime_get_sync(&hdmi->pdev->dev); in hdmi_runtime_get() 49 pm_runtime_put_noidle(&hdmi->pdev->dev); in hdmi_runtime_get() 55 static void hdmi_runtime_put(struct omap_hdmi *hdmi) in hdmi_runtime_put() argument 61 r = pm_runtime_put_sync(&hdmi->pdev->dev); in hdmi_runtime_put() 67 struct omap_hdmi *hdmi = data; in hdmi_irq_handler() local 68 struct hdmi_wp_data *wp = &hdmi->wp; in hdmi_irq_handler() [all …]
|
/openbmc/linux/drivers/gpu/drm/mediatek/ |
H A D | mtk_hdmi.c | 10 #include <linux/hdmi.h> 24 #include <sound/hdmi-codec.h> 190 static u32 mtk_hdmi_read(struct mtk_hdmi *hdmi, u32 offset) in mtk_hdmi_read() argument 192 return readl(hdmi->regs + offset); in mtk_hdmi_read() 195 static void mtk_hdmi_write(struct mtk_hdmi *hdmi, u32 offset, u32 val) in mtk_hdmi_write() argument 197 writel(val, hdmi->regs + offset); in mtk_hdmi_write() 200 static void mtk_hdmi_clear_bits(struct mtk_hdmi *hdmi, u32 offset, u32 bits) in mtk_hdmi_clear_bits() argument 202 void __iomem *reg = hdmi->regs + offset; in mtk_hdmi_clear_bits() 210 static void mtk_hdmi_set_bits(struct mtk_hdmi *hdmi, u32 offset, u32 bits) in mtk_hdmi_set_bits() argument 212 void __iomem *reg = hdmi->regs + offset; in mtk_hdmi_set_bits() [all …]
|
/openbmc/u-boot/drivers/video/ |
H A D | dw_hdmi.c | 74 static void dw_hdmi_write(struct dw_hdmi *hdmi, u8 val, int offset) in dw_hdmi_write() argument 76 switch (hdmi->reg_io_width) { in dw_hdmi_write() 78 writeb(val, hdmi->ioaddr + offset); in dw_hdmi_write() 81 writel(val, hdmi->ioaddr + (offset << 2)); in dw_hdmi_write() 89 static u8 dw_hdmi_read(struct dw_hdmi *hdmi, int offset) in dw_hdmi_read() argument 91 switch (hdmi->reg_io_width) { in dw_hdmi_read() 93 return readb(hdmi->ioaddr + offset); in dw_hdmi_read() 95 return readl(hdmi->ioaddr + (offset << 2)); in dw_hdmi_read() 104 static u8 (*hdmi_read)(struct dw_hdmi *hdmi, int offset) = dw_hdmi_read; 105 static void (*hdmi_write)(struct dw_hdmi *hdmi, u8 val, int offset) = [all …]
|
/openbmc/linux/drivers/gpu/drm/tegra/ |
H A D | hdmi.c | 10 #include <linux/hdmi.h> 21 #include <sound/hdmi-codec.h> 33 #include "hdmi.h" 66 struct regulator *hdmi; member 112 static inline u32 tegra_hdmi_readl(struct tegra_hdmi *hdmi, in tegra_hdmi_readl() argument 115 u32 value = readl(hdmi->regs + (offset << 2)); in tegra_hdmi_readl() 117 trace_hdmi_readl(hdmi->dev, offset, value); in tegra_hdmi_readl() 122 static inline void tegra_hdmi_writel(struct tegra_hdmi *hdmi, u32 value, in tegra_hdmi_writel() argument 125 trace_hdmi_writel(hdmi->dev, offset, value); in tegra_hdmi_writel() 126 writel(value, hdmi->regs + (offset << 2)); in tegra_hdmi_writel() [all …]
|
/openbmc/linux/drivers/gpu/drm/sti/ |
H A D | sti_hdmi.c | 10 #include <linux/hdmi.h> 26 #include <sound/hdmi-codec.h> 164 struct sti_hdmi *hdmi; member 177 u32 hdmi_read(struct sti_hdmi *hdmi, int offset) in hdmi_read() argument 179 return readl(hdmi->regs + offset); in hdmi_read() 182 void hdmi_write(struct sti_hdmi *hdmi, u32 val, int offset) in hdmi_write() argument 184 writel(val, hdmi->regs + offset); in hdmi_write() 188 * HDMI interrupt handler threaded 195 struct sti_hdmi *hdmi = arg; in hdmi_irq_thread() local 198 if (hdmi->irq_status & HDMI_INT_HOT_PLUG) { in hdmi_irq_thread() [all …]
|
/openbmc/linux/drivers/video/fbdev/omap2/omapfb/dss/ |
H A D | hdmi5.c | 3 * HDMI driver for OMAP5 14 #define DSS_SUBSYS_NAME "HDMI" 31 #include <sound/omap-hdmi-audio.h> 37 static struct omap_hdmi hdmi; variable 45 r = pm_runtime_resume_and_get(&hdmi.pdev->dev); in hdmi_runtime_get() 58 r = pm_runtime_put_sync(&hdmi.pdev->dev); in hdmi_runtime_put() 87 v = hdmi_read_reg(hdmi.phy.base, HDMI_TXPHY_PAD_CFG_CTRL); in hdmi_irq_handler() 90 hdmi_write_reg(hdmi.phy.base, HDMI_TXPHY_PAD_CFG_CTRL, v); in hdmi_irq_handler() 97 REG_FLD_MOD(hdmi.phy.base, HDMI_TXPHY_PAD_CFG_CTRL, 0, 15, 15); in hdmi_irq_handler() 112 if (hdmi.vdda_reg != NULL) in hdmi_init_regulator() [all …]
|
H A D | hdmi4.c | 3 * HDMI interface DSS driver for TI's OMAP4 family of SoCs. 9 #define DSS_SUBSYS_NAME "HDMI" 26 #include <sound/omap-hdmi-audio.h> 31 #include "hdmi.h" 33 static struct omap_hdmi hdmi; variable 41 r = pm_runtime_resume_and_get(&hdmi.pdev->dev); in hdmi_runtime_get() 54 r = pm_runtime_put_sync(&hdmi.pdev->dev); in hdmi_runtime_put() 93 if (hdmi.vdda_reg != NULL) in hdmi_init_regulator() 96 reg = devm_regulator_get(&hdmi.pdev->dev, "vdda"); in hdmi_init_regulator() 104 hdmi.vdda_reg = reg; in hdmi_init_regulator() [all …]
|
/openbmc/u-boot/drivers/video/meson/ |
H A D | meson_dw_hdmi.c | 43 struct dw_hdmi hdmi; member 61 static unsigned int dw_hdmi_top_read(struct dw_hdmi *hdmi, unsigned int addr) in dw_hdmi_top_read() argument 66 writel(addr & 0xffff, hdmi->ioaddr + HDMITX_TOP_ADDR_REG); in dw_hdmi_top_read() 67 writel(addr & 0xffff, hdmi->ioaddr + HDMITX_TOP_ADDR_REG); in dw_hdmi_top_read() 70 data = readl(hdmi->ioaddr + HDMITX_TOP_DATA_REG); in dw_hdmi_top_read() 71 data = readl(hdmi->ioaddr + HDMITX_TOP_DATA_REG); in dw_hdmi_top_read() 76 static inline void dw_hdmi_top_write(struct dw_hdmi *hdmi, in dw_hdmi_top_write() argument 80 writel(addr & 0xffff, hdmi->ioaddr + HDMITX_TOP_ADDR_REG); in dw_hdmi_top_write() 81 writel(addr & 0xffff, hdmi->ioaddr + HDMITX_TOP_ADDR_REG); in dw_hdmi_top_write() 84 writel(data, hdmi->ioaddr + HDMITX_TOP_DATA_REG); in dw_hdmi_top_write() [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/display/samsung/ |
H A D | samsung,exynos-hdmi.yaml | 4 $id: http://devicetree.org/schemas/display/samsung/samsung,exynos-hdmi.yaml# 7 title: Samsung Exynos SoC HDMI 18 - samsung,exynos4210-hdmi 19 - samsung,exynos4212-hdmi 20 - samsung,exynos5420-hdmi 21 - samsung,exynos5433-hdmi 34 Phandle to the HDMI DDC node. 36 hdmi-en-supply: 38 Provides voltage source for DCC lines available on HDMI connector. When 40 HPD (hot plug detect) line, what causes HDMI block to stay turned off. [all …]
|
/openbmc/linux/drivers/media/i2c/adv748x/ |
H A D | adv748x-hdmi.c | 3 * Driver for Analog Devices ADV748X HDMI receiver and Component Processor (CP) 21 * HDMI and CP 90 static void adv748x_hdmi_fill_format(struct adv748x_hdmi *hdmi, in adv748x_hdmi_fill_format() argument 96 fmt->field = hdmi->timings.bt.interlaced ? in adv748x_hdmi_fill_format() 102 fmt->width = hdmi->timings.bt.width; in adv748x_hdmi_fill_format() 103 fmt->height = hdmi->timings.bt.height; in adv748x_hdmi_fill_format() 145 * HDMI CP uses a Data Enable synchronisation timing reference 220 struct adv748x_hdmi *hdmi = adv748x_sd_to_hdmi(sd); in adv748x_hdmi_s_dv_timings() local 221 struct adv748x_state *state = adv748x_hdmi_to_state(hdmi); in adv748x_hdmi_s_dv_timings() 227 if (v4l2_match_dv_timings(&hdmi->timings, timings, 0, false)) in adv748x_hdmi_s_dv_timings() [all …]
|
/openbmc/linux/drivers/gpu/drm/imx/ipuv3/ |
H A D | dw_hdmi-imx.c | 4 * derived from imx-hdmi.c(renamed to bridge/dw_hdmi.c now) 31 struct imx_hdmi *hdmi; member 37 struct dw_hdmi *hdmi; member 43 return container_of(e, struct imx_hdmi_encoder, encoder)->hdmi; in enc_to_imx_hdmi() 112 struct imx_hdmi *hdmi = enc_to_imx_hdmi(encoder); in dw_hdmi_imx_encoder_enable() local 113 int mux = drm_of_encoder_active_port_id(hdmi->dev->of_node, encoder); in dw_hdmi_imx_encoder_enable() 115 regmap_update_bits(hdmi->regmap, IOMUXC_GPR3, in dw_hdmi_imx_encoder_enable() 139 imx6q_hdmi_mode_valid(struct dw_hdmi *hdmi, void *data, in imx6q_hdmi_mode_valid() argument 153 imx6dl_hdmi_mode_valid(struct dw_hdmi *hdmi, void *data, in imx6dl_hdmi_mode_valid() argument 181 { .compatible = "fsl,imx6q-hdmi", [all …]
|