/openbmc/linux/Documentation/devicetree/bindings/power/ |
H A D | rockchip-io-domain.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/power/rockchip-io-domain.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Heiko Stuebner <heiko@sntech.de> 42 to report their voltage. The IO Voltage Domain for any non-specified 48 - rockchip,px30-io-voltage-domain 49 - rockchip,px30-pmu-io-voltage-domain 50 - rockchip,rk3188-io-voltage-domain 51 - rockchip,rk3228-io-voltage-domain [all …]
|
/openbmc/linux/drivers/soc/rockchip/ |
H A D | io-domain.c | 1 // SPDX-License-Identifier: GPL-2.0-only 26 * - If the voltage on a rail is above the "1.8" voltage (1.98V) we'll tell the 28 * - If the voltage on a rail is above the "3.3" voltage (3.6V) we'll consider 71 int (*write)(struct rockchip_iodomain_supply *supply, int uV); 79 int (*write)(struct rockchip_iodomain_supply *supply, int uV); 82 static int rk3568_iodomain_write(struct rockchip_iodomain_supply *supply, int uV) in rk3568_iodomain_write() argument 84 struct rockchip_iodomain *iod = supply->iod; in rk3568_iodomain_write() 89 switch (supply->idx) { in rk3568_iodomain_write() 93 b = supply->idx; in rk3568_iodomain_write() 95 b = supply->idx + 4; in rk3568_iodomain_write() [all …]
|
/openbmc/linux/arch/arm/boot/dts/rockchip/ |
H A D | rk3288-rock2-som.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 #include <dt-bindings/pwm/pwm.h> 12 emmc_pwrseq: emmc-pwrseq { 13 compatible = "mmc-pwrseq-emmc"; 14 pinctrl-0 = <&emmc_reset>; 15 pinctrl-names = "default"; 16 reset-gpios = <&gpio3 RK_PB1 GPIO_ACTIVE_LOW>; 19 ext_gmac: external-gmac-clock { 20 compatible = "fixed-clock"; 21 #clock-cells = <0>; [all …]
|
H A D | rk3288-firefly-reload-core.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 #include <dt-bindings/input/input.h> 16 ext_gmac: external-gmac-clock { 17 compatible = "fixed-clock"; 18 #clock-cells = <0>; 19 clock-frequency = <125000000>; 20 clock-output-names = "ext_gmac"; 24 vcc_flash: flash-regulator { 25 compatible = "regulator-fixed"; 26 regulator-name = "vcc_flash"; [all …]
|
H A D | rk3288-vmarc-som.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/pinctrl/rockchip.h> 12 compatible = "vamrs,rk3288-vmarc-som", "rockchip,rk3288"; 14 vccio_flash: vccio-flash-regulator { 15 compatible = "regulator-fixed"; 16 regulator-name = "vccio_flash"; 17 regulator-min-microvolt = <1800000>; 18 regulator-max-microvolt = <1800000>; 19 vin-supply = <&vcc_io>; [all …]
|
H A D | rk3288-miqi.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 7 #include <dt-bindings/input/input.h> 15 stdout-path = "serial2:115200n8"; 23 ext_gmac: external-gmac-clock { 24 compatible = "fixed-clock"; 25 #clock-cells = <0>; 26 clock-frequency = <125000000>; 27 clock-output-names = "ext_gmac"; 31 compatible = "gpio-leds"; [all …]
|
H A D | rk3288-phycore-som.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device tree file for Phytec phyCORE-RK3288 SoM 8 #include <dt-bindings/net/ti-dp83867.h> 13 compatible = "phytec,rk3288-phycore-som", "rockchip,rk3288"; 29 ext_gmac: external-gmac-clock { 30 compatible = "fixed-clock"; 31 #clock-cells = <0>; 32 clock-frequency = <125000000>; 33 clock-output-names = "ext_gmac"; 36 leds: user-leds { [all …]
|
H A D | rk3288-vyasa.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 10 model = "Amarula Vyasa-RK3288"; 11 compatible = "amarula,vyasa-rk3288", "rockchip,rk3288"; 14 stdout-path = &uart2; 22 dc12_vbat: dc12-vbat { 23 compatible = "regulator-fixed"; 24 regulator-name = "dc12_vbat"; 25 regulator-min-microvolt = <12000000>; 26 regulator-max-microvolt = <12000000>; [all …]
|
H A D | rk3288-popmetal.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Copyright (c) 2014, 2015 Andy Yan <andy.yan@rock-chips.com> 6 /dts-v1/; 7 #include <dt-bindings/input/input.h> 11 model = "PopMetal-RK3288"; 12 compatible = "chipspark,popmetal-rk3288", "rockchip,rk3288"; 19 ext_gmac: external-gmac-clock { 20 compatible = "fixed-clock"; 21 clock-frequency = <125000000>; 22 clock-output-names = "ext_gmac"; [all …]
|
H A D | rk3288-firefly.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/input/input.h> 15 adc-keys { 16 compatible = "adc-keys"; 17 io-channels = <&saradc 1>; 18 io-channel-names = "buttons"; 19 keyup-threshold-microvolt = <1800000>; 21 button-recovery { 24 press-threshold-microvolt = <0>; 28 dovdd_1v8: dovdd-1v8-regulator { [all …]
|
H A D | rk3288-veyron.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 #include <dt-bindings/clock/rockchip,rk808.h> 9 #include <dt-bindings/input/input.h> 18 stdout-path = "serial2:115200n8"; 31 power_button: power-button { 32 compatible = "gpio-keys"; 33 pinctrl-names = "default"; 34 pinctrl-0 = <&pwr_key_l>; 36 key-power { 40 debounce-interval = <100>; [all …]
|
/openbmc/linux/arch/arm64/boot/dts/rockchip/ |
H A D | rk3368-lion.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 15 stdout-path = "serial0:115200n8"; 18 ext_gmac: gmac-clk { 19 compatible = "fixed-clock"; 20 clock-frequency = <125000000>; 21 clock-output-names = "ext_gmac"; 22 #clock-cells = <0>; 26 compatible = "i2c-mux-gpio"; 27 #address-cells = <1>; [all …]
|
H A D | rk3368-r88.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 8 #include <dt-bindings/input/input.h> 20 stdout-path = "serial2:115200n8"; 28 emmc_pwrseq: emmc-pwrseq { 29 compatible = "mmc-pwrseq-emmc"; 30 pinctrl-0 = <&emmc_reset>; 31 pinctrl-names = "default"; 32 reset-gpios = <&gpio2 RK_PA3 GPIO_ACTIVE_HIGH>; 35 keys: gpio-keys { [all …]
|
H A D | rk3399pro-vmarc-som.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/pinctrl/rockchip.h> 10 #include <dt-bindings/pwm/pwm.h> 13 compatible = "vamrs,rk3399pro-vmarc-som", "rockchip,rk3399pro"; 20 vcc3v3_pcie: vcc-pcie-regulator { 21 compatible = "regulator-fixed"; 22 enable-active-high; 24 pinctrl-names = "default"; 25 pinctrl-0 = <&pcie_pwr>; [all …]
|
H A D | rk3399-puma.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/pwm/pwm.h> 8 #include "rk3399-opp.dtsi" 16 compatible = "gpio-leds"; 17 pinctrl-names = "default"; 18 pinctrl-0 = <&module_led_pin>; 20 module_led: led-0 { 23 linux,default-trigger = "heartbeat"; 24 panic-indicator; 28 extcon_usb3: extcon-usb3 { [all …]
|
H A D | rk3399-sapphire.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include "dt-bindings/pwm/pwm.h" 7 #include "dt-bindings/input/input.h" 9 #include "rk3399-opp.dtsi" 12 compatible = "rockchip,rk3399-sapphire", "rockchip,rk3399"; 20 stdout-path = "serial2:1500000n8"; 23 clkin_gmac: external-gmac-clock { 24 compatible = "fixed-clock"; 25 clock-frequency = <125000000>; 26 clock-output-names = "clkin_gmac"; [all …]
|
H A D | rk3399-pinephone-pro.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 9 * https://files.pine64.org/doc/PinePhonePro/PinephonePro-Schematic-V1.0-20211127.pdf 12 /dts-v1/; 13 #include <dt-bindings/input/gpio-keys.h> 14 #include <dt-bindings/input/linux-event-codes.h> 16 #include "rk3399-opp.dtsi" 20 compatible = "pine64,pinephone-pro", "rockchip,rk3399"; 21 chassis-type = "handset"; 30 stdout-path = "serial2:115200n8"; 33 adc-keys { [all …]
|
H A D | rk3399-kobol-helios64.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 13 /dts-v1/; 15 #include "rk3399-opp.dtsi" 29 avdd_0v9_s0: avdd-0v9-s0 { 30 compatible = "regulator-fixed"; 31 regulator-name = "avdd_0v9_s0"; 32 regulator-always-on; 33 regulator-boot-on; 34 regulator-min-microvolt = <900000>; 35 regulator-max-microvolt = <900000>; [all …]
|
H A D | rk3399-rock960.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 9 #include "rk3399-opp.dtsi" 10 #include <dt-bindings/interrupt-controller/irq.h> 19 sdio_pwrseq: sdio-pwrseq { 20 compatible = "mmc-pwrseq-simple"; 22 clock-names = "ext_clock"; 23 pinctrl-names = "default"; 24 pinctrl-0 = <&wifi_enable_h>; 25 reset-gpios = <&gpio0 RK_PB2 GPIO_ACTIVE_LOW>; 28 vcc12v_dcin: vcc12v-dcin { [all …]
|
H A D | rk3399-leez-p710.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 7 #include <dt-bindings/input/linux-event-codes.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/pwm/pwm.h> 11 #include "rk3399-opp.dtsi" 24 stdout-path = "serial2:1500000n8"; 27 clkin_gmac: external-gmac-clock { 28 compatible = "fixed-clock"; 29 clock-frequency = <125000000>; [all …]
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | rk3288-miqi.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR X11 14 ext_gmac: external-gmac-clock { 15 compatible = "fixed-clock"; 16 #clock-cells = <0>; 17 clock-frequency = <125000000>; 18 clock-output-names = "ext_gmac"; 21 io_domains: io-domains { 22 compatible = "rockchip,rk3288-io-voltage-domain"; 25 audio-supply = <&vcca_33>; 26 flash0-supply = <&vcc_flash>; [all …]
|
H A D | rk3399-rock960.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include <dt-bindings/pwm/pwm.h> 7 #include <dt-bindings/pinctrl/rockchip.h> 11 vcc1v8_s0: vcc1v8-s0 { 12 compatible = "regulator-fixed"; 13 regulator-name = "vcc1v8_s0"; 14 regulator-min-microvolt = <1800000>; 15 regulator-max-microvolt = <1800000>; 16 regulator-always-on; 19 vcc_sys: vcc-sys { [all …]
|
H A D | rk3288-popmetal.dtsi | 2 * This file is dual-licensed: you can use it either under the terms 49 ext_gmac: external-gmac-clock { 50 compatible = "fixed-clock"; 51 clock-frequency = <125000000>; 52 clock-output-names = "ext_gmac"; 53 #clock-cells = <0>; 56 gpio-keys { 57 compatible = "gpio-keys"; 60 pinctrl-names = "default"; 61 pinctrl-0 = <&pwrbtn>; [all …]
|
H A D | rk3288-phycore-som.dtsi | 2 * Device tree file for Phytec phyCORE-RK3288 SoM 6 * This file is dual-licensed: you can use it either under the terms 45 #include <dt-bindings/net/ti-dp83867.h> 50 compatible = "phytec,rk3288-phycore-som", "rockchip,rk3288"; 67 ext_gmac: external-gmac-clock { 68 compatible = "fixed-clock"; 69 #clock-cells = <0>; 70 clock-frequency = <125000000>; 71 clock-output-names = "ext_gmac"; 75 compatible = "rockchip,rk3288-io-voltage-domain"; [all …]
|
H A D | rk3399-firefly.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 6 /dts-v1/; 7 #include <dt-bindings/pwm/pwm.h> 8 #include <dt-bindings/pinctrl/rockchip.h> 10 #include "rk3399-sdram-ddr3-1600.dtsi" 13 model = "Firefly-RK3399 Board"; 14 compatible = "firefly,firefly-rk3399", "rockchip,rk3399"; 17 stdout-path = &uart2; 18 u-boot,spl-boot-order = "same-as-spl", &sdhci, &sdmmc; 22 compatible = "pwm-backlight"; [all …]
|