Home
last modified time | relevance | path

Searched +full:gpi +full:- +full:dma (Results 1 – 25 of 46) sorted by relevance

12

/openbmc/linux/Documentation/devicetree/bindings/dma/
H A Dqcom,gpi.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/dma/qcom,gpi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm Technologies Inc GPI DMA controller
10 - Vinod Koul <vkoul@kernel.org>
13 QCOM GPI DMA controller provides DMA capabilities for
17 - $ref: dma-controller.yaml#
22 - enum:
23 - qcom,sdm845-gpi-dma
[all …]
/openbmc/linux/drivers/dma/qcom/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
8 Enable support for the Qualcomm Application Data Mover (ADM) DMA
10 This controller provides DMA capabilities for both general purpose
11 and on-chip peripheral devices.
14 tristate "QCOM BAM DMA support"
19 Enable support for the QCOM BAM DMA controller. This controller
20 provides DMA capabilities for a variety of on-chip devices.
23 tristate "Qualcomm Technologies GPI DMA support"
28 Enable support for the QCOM GPI DMA controller. This controller
29 provides DMA capabilities for a variety of peripheral buses such
[all …]
H A Dgpi.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2017-2020, The Linux Foundation. All rights reserved.
7 #include <dt-bindings/dma/qcom-gpi.h>
9 #include <linux/dma-mapping.h>
14 #include <linux/dma/qcom-gpi-dma.h>
18 #include "../virt-dma.h"
65 /* DMA TRE */
68 /* Register offsets from gpi-top */
181 /* GPII specific Global - Enable bit register */
186 /* GPII general interrupt - Enable bit register */
[all …]
/openbmc/linux/arch/arm/boot/dts/samsung/
H A Ds3c64xx-pinctrl.dtsi1 // SPDX-License-Identifier: GPL-2.0
4 * - pin control-related definitions
8 * Samsung's S3C64xx SoCs pin banks, pin-mux and pin-config options are
12 #include "s3c64xx-pinctrl.h"
19 gpa: gpa-gpio-bank {
20 gpio-controller;
21 #gpio-cells = <2>;
22 interrupt-controller;
23 #interrupt-cells = <2>;
26 gpb: gpb-gpio-bank {
[all …]
/openbmc/linux/drivers/i2c/busses/
H A Di2c-qcom-geni.c1 // SPDX-License-Identifier: GPL-2.0
2 // Copyright (c) 2017-2018, The Linux Foundation. All rights reserved.
7 #include <linux/dma-mapping.h>
8 #include <linux/dma/qcom-gpi-dma.h>
17 #include <linux/soc/qcom/geni-se.h>
117 [GP_IRQ0] = {-EIO, "Unknown I2C err GP_IRQ0"},
118 [NACK] = {-ENXIO, "NACK: slv unresponsive, check its power/reset-ln"},
119 [GP_IRQ2] = {-EIO, "Unknown I2C err GP IRQ2"},
120 [BUS_PROTO] = {-EPROTO, "Bus proto err, noisy/unexpected start/stop"},
121 [ARB_LOST] = {-EAGAIN, "Bus arbitration lost, clock line undriveable"},
[all …]
/openbmc/u-boot/drivers/net/pfe_eth/
H A Dpfe_hw.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright 2015-2016 Freescale Semiconductor, Inc.
35 (u32)TMU_DMEM_BASE_ADDR(pfe_pe_id - TMU0_ID); in pfe_lib_init()
37 (u32)TMU_IMEM_BASE_ADDR(pfe_pe_id - TMU0_ID); in pfe_lib_init()
118 - 1)) | PE_MEM_ACCESS_IMEM, src, len); in pe_pmem_memcpy_to32()
134 u32 mask = 0xffffffff >> ((4 - size) << 3); in pe_pmem_read()
137 addr = pe[id].pmem_base_addr | ((addr & ~0x3) & (pe[id].pmem_size - 1)) in pe_pmem_read()
182 u32 mask = 0xffffffff >> ((4 - size) << 3); in pe_dmem_read()
198 * pe-lem) from the host
219 * Reads from CLASS internal bus peripherals (ccu, pe-lem) from the host
[all …]
H A Dpfe_cmd.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright 2015-2016 Freescale Semiconductor, Inc.
48 printf("%08x%s", val, i == num - 1 || (i & 3) in pfe_command_pe()
82 printf("%08x%s", val, i == num - 1 || (i & 3) in pfe_command_pe()
127 printf("%08x%s", val, i == num - 1 || (i & 7) in pfe_command_pe()
165 * @param tmu TMU number (0 - 3)
166 * @param queue queue number (0 - 15)
192 printf("%d-%02d, ", tmu, queue); in tmu_queue_stats()
225 printf(" tx dma status: %x\n", readl(HIF_TX_DMA_STATUS)); in hif_status()
229 printf(" rx dma status: %x\n", readl(HIF_RX_DMA_STATUS)); in hif_status()
[all …]
/openbmc/linux/sound/arm/
H A Dpxa2xx-ac97-regs.h1 /* SPDX-License-Identifier: GPL-2.0 */
25 #define GCR_nDMAEN (1 << 24) /* non DMA Enable */
32 #define GCR_ACLINK_OFF (1 << 3) /* AC-link Shut Off */
35 #define GCR_GIE (1 << 0) /* Codec GPI Interrupt Enable */
43 #define PISR_EOC (1 << 3) /* DMA End-of-Chain (exclusive clear) */
48 #define MCSR_EOC (1 << 3) /* DMA End-of-Chain (exclusive clear) */
65 #define GSR_ACOFFD (1 << 3) /* AC-link Shut Off Done */
68 #define GSR_GSCI (1 << 0) /* Codec GPI Status Change Interrupt */
74 #define MCDR (0x0060) /* Mic-in FIFO Data Register */
90 #define MISR_EOC (1 << 3) /* DMA End-of-Chain (exclusive clear) */
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dsm6125.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/clock/qcom,gcc-sm6125.h>
7 #include <dt-bindings/clock/qcom,rpmcc.h>
8 #include <dt-bindings/dma/qcom-gpi.h>
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/power/qcom-rpmpd.h>
14 interrupt-parent = <&intc>;
15 #address-cells = <2>;
16 #size-cells = <2>;
[all …]
H A Dsdm670.dtsi1 // SPDX-License-Identifier: GPL-2.0
9 #include <dt-bindings/clock/qcom,gcc-sdm845.h>
10 #include <dt-bindings/clock/qcom,rpmh.h>
11 #include <dt-bindings/dma/qcom-gpi.h>
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/interconnect/qcom,osm-l3.h>
14 #include <dt-bindings/interconnect/qcom,sdm670-rpmh.h>
15 #include <dt-bindings/interrupt-controller/arm-gic.h>
16 #include <dt-bindings/phy/phy-qcom-qusb2.h>
17 #include <dt-bindings/power/qcom-rpmpd.h>
[all …]
H A Dqdu1000.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/clock/qcom,qdu1000-gcc.h>
7 #include <dt-bindings/clock/qcom,rpmh.h>
8 #include <dt-bindings/dma/qcom-gpi.h>
9 #include <dt-bindings/interconnect/qcom,qdu1000-rpmh.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/power/qcom-rpmpd.h>
12 #include <dt-bindings/soc/qcom,rpmh-rsc.h>
15 interrupt-parent = <&intc>;
17 #address-cells = <2>;
[all …]
H A Dsm6375.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/clock/qcom,rpmcc.h>
7 #include <dt-bindings/clock/qcom,sm6375-gcc.h>
8 #include <dt-bindings/clock/qcom,sm6375-gpucc.h>
9 #include <dt-bindings/dma/qcom-gpi.h>
10 #include <dt-bindings/firmware/qcom,scm.h>
11 #include <dt-bindings/interconnect/qcom,osm-l3.h>
12 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 #include <dt-bindings/mailbox/qcom-ipcc.h>
14 #include <dt-bindings/power/qcom-rpmpd.h>
[all …]
H A Dqcm2290.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
8 #include <dt-bindings/clock/qcom,gcc-qcm2290.h>
9 #include <dt-bindings/clock/qcom,rpmcc.h>
10 #include <dt-bindings/dma/qcom-gpi.h>
11 #include <dt-bindings/firmware/qcom,scm.h>
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/interrupt-controller/arm-gic.h>
14 #include <dt-bindings/power/qcom-rpmpd.h>
17 interrupt-parent = <&intc>;
19 #address-cells = <2>;
[all …]
H A Dsm8350.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/interconnect/qcom,sm8350.h>
7 #include <dt-bindings/interrupt-controller/arm-gic.h>
8 #include <dt-bindings/clock/qcom,dispcc-sm8350.h>
9 #include <dt-bindings/clock/qcom,gcc-sm8350.h>
10 #include <dt-bindings/clock/qcom,gpucc-sm8350.h>
11 #include <dt-bindings/clock/qcom,rpmh.h>
12 #include <dt-bindings/dma/qcom-gpi.h>
13 #include <dt-bindings/gpio/gpio.h>
14 #include <dt-bindings/interconnect/qcom,sm8350.h>
[all …]
H A Dsm8150.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
3 * Copyright (c) 2017-2019, The Linux Foundation. All rights reserved.
7 #include <dt-bindings/dma/qcom-gpi.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/power/qcom-rpmpd.h>
10 #include <dt-bindings/soc/qcom,rpmh-rsc.h>
11 #include <dt-bindings/clock/qcom,rpmh.h>
12 #include <dt-bindings/clock/qcom,dispcc-sm8150.h>
13 #include <dt-bindings/clock/qcom,gcc-sm8150.h>
14 #include <dt-bindings/clock/qcom,gpucc-sm8150.h>
[all …]
H A Dsm8450.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/interrupt-controller/arm-gic.h>
7 #include <dt-bindings/clock/qcom,gcc-sm8450.h>
8 #include <dt-bindings/clock/qcom,rpmh.h>
9 #include <dt-bindings/clock/qcom,sm8450-camcc.h>
10 #include <dt-bindings/clock/qcom,sm8450-dispcc.h>
11 #include <dt-bindings/clock/qcom,sm8450-videocc.h>
12 #include <dt-bindings/dma/qcom-gpi.h>
13 #include <dt-bindings/gpio/gpio.h>
14 #include <dt-bindings/mailbox/qcom-ipcc.h>
[all …]
/openbmc/linux/Documentation/devicetree/bindings/spi/
H A Dqcom,spi-geni-qcom.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/spi/qcom,spi-geni-qcom.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andy Gross <agross@kernel.org>
11 - Bjorn Andersson <bjorn.andersson@linaro.org>
12 - Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
17 mini-core.
24 described in Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml.
27 - $ref: /schemas/spi/spi-controller.yaml#
[all …]
/openbmc/linux/arch/mips/sgi-ip22/
H A Dip22-platform.c1 // SPDX-License-Identifier: GPL-2.0
6 #include <linux/dma-mapping.h>
72 * Create a platform device for the GPI port that receives the
79 sgiwd93_0_pd.hregs = &hpc3c0->scsi_chan0; in sgiwd93_devinit()
80 sgiwd93_0_pd.wdregs = (unsigned char *) hpc3c0->scsi0_ext; in sgiwd93_devinit()
89 sgiwd93_1_pd.hregs = &hpc3c0->scsi_chan1; in sgiwd93_devinit()
90 sgiwd93_1_pd.wdregs = (unsigned char *) hpc3c0->scsi1_ext; in sgiwd93_devinit()
144 * Create a platform device for the GPI port that receives the
168 get_dbe(pbdma, (unsigned int *)&hpc3c1->pbdma[1])) in sgiseeq_devinit()
171 sgimc->giopar |= SGIMC_GIOPAR_MASTEREXP1 | SGIMC_GIOPAR_EXP164 | in sgiseeq_devinit()
[all …]
/openbmc/linux/drivers/spi/
H A Dspi-geni-qcom.c1 // SPDX-License-Identifier: GPL-2.0
2 // Copyright (c) 2017-2018, The Linux foundation. All rights reserved.
6 #include <linux/dma-mapping.h>
7 #include <linux/dma/qcom-gpi-dma.h>
16 #include <linux/soc/qcom/geni-se.h>
108 struct geni_se *se = &mas->se; in spi_slv_setup()
110 writel(SPI_SLAVE_EN, se->base + SE_SPI_SLAVE_EN); in spi_slv_setup()
111 writel(GENI_IO_MUX_0_EN, se->base + GENI_OUTPUT_CTRL); in spi_slv_setup()
112 writel(START_TRIGGER, se->base + SE_GENI_CFG_SEQ_START); in spi_slv_setup()
113 dev_dbg(mas->dev, "spi slave setup done\n"); in spi_slv_setup()
[all …]
/openbmc/linux/drivers/soc/ti/
H A Dpruss.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * PRU-ICSS platform driver for various TI SoCs
5 * Copyright (C) 2014-2020 Texas Instruments Incorporated - http://www.ti.com/
7 * Suman Anna <s-anna@ti.com>
9 * Tero Kristo <t-kristo@ti.com>
12 #include <linux/clk-provider.h>
13 #include <linux/dma-mapping.h>
29 * struct pruss_private_data - PRUSS driver private data
39 * pruss_get() - get the pruss for a given PRU remoteproc
53 * -EINVAL if invalid parameter
[all …]
/openbmc/linux/include/linux/soc/qcom/
H A Dgeni-se.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * Copyright (c) 2017-2018, The Linux Foundation. All rights reserved.
17 * @GENI_SE_DMA: Serial Engine DMA mode. Data is transferred
19 * @GENI_GPI_DMA: GPI DMA mode. Data is transferred using a DMAengine
20 * configured by a firmware residing on a GSI engine. This DMA name is
21 * interchangeably used as GSI or GPI which seem to imply the same DMAengine
56 * struct geni_se - GENI Serial Engine
309 * geni_se_read_proto() - Read the protocol configured for a serial engine
318 val = readl_relaxed(se->base + GENI_FW_REVISION_RO); in geni_se_read_proto()
324 * geni_se_setup_m_cmd() - Setup the primary sequencer
[all …]
/openbmc/u-boot/arch/arm/mach-socfpga/include/mach/
H A Dsystem_manager_s10.h1 /* SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2016-2018 Intel Corporation <www.intel.com>
27 u32 dma; /* 0x20 */ member
80 u32 gpi; member
/openbmc/linux/drivers/mmc/host/
H A Dvia-sdmmc.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * drivers/mmc/host/via-sdmmc.c - VIA SD/MMC Card Reader driver
9 #include <linux/dma-mapping.h>
61 * Bit 0 -Bit 10 : Block length. So, the maximum block length should be 2048.
62 * Bit 11 - Bit 13 : Reserved.
63 * GPIDET : Select GPI pin to detect card, GPI means CR_CD# in top design.
65 * Bit 16 - Bit 31 : Block count. So, the maximun block count should be 65536.
84 * CRDIE : Command-Response transfer Done Interrupt Enable
85 * CRTOIE : Command-Response response TimeOut Interrupt Enable
86 * ASCRDIE : Auto Stop Command-Response transfer Done Interrupt Enable
[all …]
/openbmc/linux/arch/arm/boot/dts/nxp/vf/
H A Dvf610-bk4.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /dts-v1/;
15 stdout-path = &uart1;
23 audio_ext: oscillator-audio {
24 compatible = "fixed-clock";
25 #clock-cells = <0>;
26 clock-frequency = <24576000>;
29 enet_ext: oscillator-ethernet {
30 compatible = "fixed-clock";
31 #clock-cells = <0>;
[all …]
/openbmc/linux/drivers/net/ipa/
H A Dgsi.c1 // SPDX-License-Identifier: GPL-2.0
3 /* Copyright (c) 2015-2018, The Linux Foundation. All rights reserved.
4 * Copyright (C) 2018-2023 Linaro Ltd.
31 * providing a well-defined communication layer between the AP subsystem
34 * -------- ---------
36 * | AP +<---. .----+ Modem |
37 * | +--. | | .->+ |
39 * -------- | | | | ---------
41 * --+-+---+-+--
43 * |-----------|
[all …]

12