/openbmc/u-boot/drivers/i2c/ |
H A D | ast2600_i2c.c | 1 // SPDX-License-Identifier: GPL-2.0+ 109 struct ast2600_i2c_regs *regs; member 110 void __iomem *global; member 125 if ((len - 1) == rx_cnt) in ast2600_i2c_read_data() 128 if (send_stop && ((len - 1) == rx_cnt)) in ast2600_i2c_read_data() 131 writel(cmd, &priv->regs->cmd_sts); in ast2600_i2c_read_data() 133 ret = readl_poll_timeout(&priv->regs->isr, isr, in ast2600_i2c_read_data() 137 return -ETIMEDOUT; in ast2600_i2c_read_data() 140 AST2600_I2CC_GET_RX_BUFF(readl(&priv->regs->trx_buff)); in ast2600_i2c_read_data() 142 writel(AST2600_I2CM_PKT_DONE, &priv->regs->isr); in ast2600_i2c_read_data() [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/i3c/ |
H A D | aspeed,ast2600-i3c.yaml | 1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/i3c/aspeed,ast2600-i3c.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Jeremy Kerr <jk@codeconstruct.com.au> 13 - $ref: i3c.yaml# 17 const: aspeed,ast2600-i3c 31 sda-pullup-ohms: 37 aspeed,global-regs: 38 $ref: /schemas/types.yaml#/definitions/phandle-array [all …]
|
/openbmc/linux/drivers/soc/qcom/ |
H A D | icc-bwmon.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2014-2018, The Linux Foundation. All rights reserved. 4 * Copyright (C) 2021-2022 Linaro Ltd 6 * previous work of Thara Gopinath and msm-4.9 downstream sources. 47 * the global registers were jammed into the beginning of the monitor region. 51 * implementations to work, offset the global registers by -0x100 to avoid 52 * having to map half of the global registers twice. 55 #define BWMON_V4_GLOBAL_IRQ_CLEAR_845 (BWMON_V4_GLOBAL_IRQ_CLEAR - BWMON_V4_845_OFFSET) 56 #define BWMON_V4_GLOBAL_IRQ_ENABLE_845 (BWMON_V4_GLOBAL_IRQ_ENABLE - BWMON_V4_845_OFFSET) 134 /* Global region fields, keep them at the top */ [all …]
|
/openbmc/linux/arch/x86/kernel/kprobes/ |
H A D | opt.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 24 #include <asm/text-patching.h> 33 #include <asm/nospec-branch.h> 45 kp = get_kprobe((void *)addr - i); in __recover_optprobed_insn() 46 /* This function only handles jump-optimized kprobe */ in __recover_optprobed_insn() 50 if (list_empty(&op->list) || optprobe_queued_unopt(op)) in __recover_optprobed_insn() 60 * bytes must be recovered from op->optinsn.copied_insn buffer. in __recover_optprobed_insn() 66 if (addr == (unsigned long)kp->addr) { in __recover_optprobed_insn() 67 buf[0] = kp->opcode; in __recover_optprobed_insn() 68 memcpy(buf + 1, op->optinsn.copied_insn, DISP32_SIZE); in __recover_optprobed_insn() [all …]
|
/openbmc/u-boot/drivers/net/phy/ |
H A D | mv88e6352.c | 1 // SPDX-License-Identifier: GPL-2.0+ 22 /* global registers */ 23 #define GLOBAL 0x1b macro 47 if (timeout-- == 0) { in sw_wait_rdy() 49 return -EFAULT; in sw_wait_rdy() 116 ret = sw_reg_read(devname, phy_addr, GLOBAL, GLOBAL_CTRL, ®); in ppu_enable() 118 printf("%s: Error reading global ctrl reg\n", __func__); in ppu_enable() 124 ret = sw_reg_write(devname, phy_addr, GLOBAL, GLOBAL_CTRL, reg); in ppu_enable() 126 printf("%s: Error writing global ctrl reg\n", __func__); in ppu_enable() 131 sw_reg_read(devname, phy_addr, GLOBAL, GLOBAL_STATUS, in ppu_enable() [all …]
|
/openbmc/linux/arch/arm/probes/kprobes/ |
H A D | opt-arm.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 34 ".global optprobe_template_entry\n" 36 ".global optprobe_template_sub_sp\n" 39 " stmia sp, {r0 - r14} \n" 40 ".global optprobe_template_add_sp\n" 50 * AEABI requires an 8-bytes alignment stack. If 69 ".global optprobe_template_restore_begin\n" 71 " ldmia sp, {r0 - r15}\n" 72 ".global optprobe_template_restore_orig_insn\n" 75 ".global optprobe_template_restore_end\n" [all …]
|
/openbmc/linux/drivers/usb/dwc2/ |
H A D | core.c | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * core.c - DesignWare HS OTG Controller common routines 5 * Copyright (C) 2004-2013 Synopsys, Inc. 18 #include <linux/dma-mapping.h> 31 * dwc2_backup_global_registers() - Backup global controller registers. 41 dev_dbg(hsotg->dev, "%s\n", __func__); in dwc2_backup_global_registers() 43 /* Backup global regs */ in dwc2_backup_global_registers() 44 gr = &hsotg->gr_backup; in dwc2_backup_global_registers() 46 gr->gotgctl = dwc2_readl(hsotg, GOTGCTL); in dwc2_backup_global_registers() 47 gr->gintmsk = dwc2_readl(hsotg, GINTMSK); in dwc2_backup_global_registers() [all …]
|
/openbmc/linux/drivers/net/ethernet/freescale/fman/ |
H A D | fman_keygen.c | 1 // SPDX-License-Identifier: BSD-3-Clause OR GPL-2.0-or-later 39 /* KeyGen Global Registers bit field masks */ 96 /* Hard-coded configuration: 97 * These values are used as hard-coded values for KeyGen configuration 98 * and they replace user selections for this hard-coded version 109 * - the value for symmetric hash usage must be in accordance with hash 111 * - according to tests performed, spreading is not working if symmetric 165 * Global Statistic Counters 166 * KeyGen Global Registers 178 u32 fmkg_gsr; /* 0x024: KeyGen Global Status Register */ [all …]
|
/openbmc/linux/arch/sparc/power/ |
H A D | hibernate_asm.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 10 #include <asm/asm-offsets.h> 15 save %sp, -128, %sp 16 save %sp, -128, %sp 21 /* Save window regs */ 28 /* Save state regs */ 34 /* Save global regs */ 61 setuw (PAGE_SIZE-8), %g3 82 mov %g3, %l3 /* PAGE_SIZE-8 */ 97 /* Restore window regs */ [all …]
|
/openbmc/linux/drivers/gpu/drm/i915/gt/uc/ |
H A D | intel_guc_capture.c | 1 // SPDX-License-Identifier: MIT 3 * Copyright © 2021-2022 Intel Corporation 27 * NOTE: For engine-registers, GuC only needs the register offsets 28 * from the engine-mmio-base 99 /* XE_LP Global */ 106 /* XE_LP Render / Compute Per-Class */ 113 /* GEN8+ Render / Compute Per-Engine-Instance */ 118 /* GEN8+ Media Decode/Encode Per-Engine-Instance */ 123 /* XE_LP Video Enhancement Per-Class */ 128 /* GEN8+ Video Enhancement Per-Engine-Instance */ [all …]
|
/openbmc/linux/arch/powerpc/platforms/cell/ |
H A D | ras.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * Copyright 2006-2008, IBM Corporation. 22 #include <asm/cell-regs.h> 36 * to other sub-units FIRs and not only IIC in dump_fir() 38 printk(KERN_ERR "Global Checkstop FIR : 0x%016llx\n", in dump_fir() 39 in_be64(&pregs->checkstop_fir)); in dump_fir() 40 printk(KERN_ERR "Global Recoverable FIR : 0x%016llx\n", in dump_fir() 41 in_be64(&pregs->checkstop_fir)); in dump_fir() 42 printk(KERN_ERR "Global MachineCheck FIR : 0x%016llx\n", in dump_fir() 43 in_be64(&pregs->spec_att_mchk_fir)); in dump_fir() [all …]
|
/openbmc/linux/arch/sparc/kernel/ |
H A D | process_64.c | 1 // SPDX-License-Identifier: GPL-2.0 10 * This file handles the architecture-dependent parts of process handling.. 85 /* Re-enable interrupts. */ in arch_cpu_idle() 106 static void show_regwindow32(struct pt_regs *regs) in show_regwindow32() argument 112 rw = compat_ptr((unsigned int)regs->u_regs[14]); in show_regwindow32() 127 #define show_regwindow32(regs) do { } while (0) argument 130 static void show_regwindow(struct pt_regs *regs) in show_regwindow() argument 136 if ((regs->tstate & TSTATE_PRIV) || !(test_thread_flag(TIF_32BIT))) { in show_regwindow() 139 (regs->u_regs[14] + STACK_BIAS); in show_regwindow() 141 (regs->u_regs[14] + STACK_BIAS); in show_regwindow() [all …]
|
/openbmc/linux/arch/x86/include/uapi/asm/ |
H A D | debugreg.h | 1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */ 7 debug registers. Registers 0-3 contain the addresses we wish to trap on */ 28 #define DR_STEP (0x4000) /* single-step */ 33 bits - each field corresponds to one of the four debug registers, 52 is global meaning that we have to explicitly reset the bit. With linux, 57 #define DR_GLOBAL_ENABLE_SHIFT 1 /* Extra shift to the global enable bit */ 59 #define DR_GLOBAL_ENABLE (0x2) /* Global enable for reg 0 */ 62 #define DR_LOCAL_ENABLE_MASK (0x55) /* Set local bits for all 4 regs */ 63 #define DR_GLOBAL_ENABLE_MASK (0xAA) /* Set global bits for all 4 regs */ 76 #define DR_GLOBAL_SLOWDOWN (0x200) /* Global slow the pipeline */
|
/openbmc/linux/drivers/crypto/ccree/ |
H A D | cc_debugfs.c | 1 // SPDX-License-Identifier: GPL-2.0 2 /* Copyright (C) 2012-2019 ARM Limited or its affiliates. */ 17 * This is a global var for the dentry of the 20 * global. 70 return -ENOMEM; in cc_debugfs_init() 72 regset->regs = debug_regs; in cc_debugfs_init() 73 regset->nregs = ARRAY_SIZE(debug_regs); in cc_debugfs_init() 74 regset->base = drvdata->cc_base; in cc_debugfs_init() 75 regset->dev = dev; in cc_debugfs_init() 77 drvdata->dir = debugfs_create_dir(drvdata->plat_dev->name, in cc_debugfs_init() [all …]
|
/openbmc/linux/drivers/spi/ |
H A D | spi-xilinx.c | 1 // SPDX-License-Identifier: GPL-2.0-only 10 * 2002-2007 (c) MontaVista Software, Inc. 56 #define XSPI_SSR_OFFSET 0x70 /* 32-bit Slave Select Register */ 61 #define XIPIF_V123B_DGIER_OFFSET 0x1c /* IPIF global int enable reg */ 83 void __iomem *regs; /* virt. address of the control registers */ member 120 if (!xspi->tx_ptr) { in xilinx_spi_tx() 121 xspi->write_fn(0, xspi->regs + XSPI_TXD_OFFSET); in xilinx_spi_tx() 125 switch (xspi->bytes_per_word) { in xilinx_spi_tx() 127 data = *(u8 *)(xspi->tx_ptr); in xilinx_spi_tx() 130 data = *(u16 *)(xspi->tx_ptr); in xilinx_spi_tx() [all …]
|
/openbmc/linux/arch/m68k/ifpsp060/src/ |
H A D | fplsp.S | 3 M68000 Hi-Performance Microprocessor Division 5 Production Release P1.00 -- October 10, 1994 276 set LV, -LOCAL_SIZE # stack offset 285 set EXC_AREGS, -68 # offset of all address regs 286 set EXC_DREGS, -100 # offset of all data regs 287 set EXC_FPREGS, -36 # offset of all fp regs 503 set rn_mode, 0x0 # round-to-nearest 504 set rz_mode, 0x1 # round-to-zero 505 set rm_mode, 0x2 # round-tp-minus-infinity 506 set rp_mode, 0x3 # round-to-plus-infinity [all …]
|
/openbmc/linux/drivers/net/ethernet/agere/ |
H A D | et131x.c | 2 * 10/100/1000 Base-T Ethernet Driver for the ET1301 and ET131x series MACs 10 *------------------------------------------------------------------------------ 87 MODULE_DESCRIPTION("10/100/1000 Base-T Ethernet Driver for the ET1310 by Agere Systems"); 106 * In both cases, when flow control is enabled for either Tx or bi-direction, 156 #define ET131X_PCI_DEVICE_ID_GIG 0xED00 /* ET1310 1000 Base-T 8 */ 157 #define ET131X_PCI_DEVICE_ID_FAST 0xED01 /* ET1310 100 Base-T */ 173 /* number of RFDs - default and min */ 189 u32 word2; /* Bits 10-31 reserved, 0-9 descriptor */ 197 * PE-MCXMAC Data Sheet IPD DS54 0210-1 (also IPD-DS80 0205-2) 210 * 11-15: unused [all …]
|
/openbmc/linux/arch/microblaze/kernel/ |
H A D | entry.S | 2 * Low-level system-call handling, trap handlers and context-switching 4 * Copyright (C) 2008-2009 Michal Simek <monstr@monstr.eu> 5 * Copyright (C) 2008-2009 PetaLogix 25 #include <asm/asm-offsets.h> 41 .global syscall_debug_table 160 /* Define how to call high-level functions. With MMU, virtual mode must be 161 * enabled when calling the high-level function. Clobbers R11. 189 swi r11, r1, PT_R11; /* save clobbered regs after rval */\ 223 lwi r11, r1, PT_R11; /* restore clobbered regs after rval */\ 263 /* Kernel-mode state save. */ \ [all …]
|
/openbmc/qemu/hw/misc/ |
H A D | npcm7xx_gcr.c | 2 * Nuvoton NPCM7xx System Global Control Registers. 20 #include "hw/qdev-properties.h" 99 trace_npcm7xx_gcr_read(offset, s->regs[reg]); in npcm7xx_gcr_read() 101 return s->regs[reg]; in npcm7xx_gcr_read() 125 "%s: register @ 0x%04" HWADDR_PRIx " is read-only\n", in npcm7xx_gcr_write() 132 value = s->regs[reg] & ~value; in npcm7xx_gcr_write() 138 value |= s->regs[reg]; in npcm7xx_gcr_write() 142 s->regs[reg] = value; in npcm7xx_gcr_write() 160 QEMU_BUILD_BUG_ON(sizeof(s->regs) != sizeof(cold_reset_values)); in npcm7xx_gcr_enter_reset() 162 memcpy(s->regs, cold_reset_values, sizeof(s->regs)); in npcm7xx_gcr_enter_reset() [all …]
|
/openbmc/linux/arch/x86/kernel/ |
H A D | umip.c | 2 * umip.c Emulation for instruction protected by the User-Mode Instruction 6 * Ricardo Neri <ricardo.neri-calderon@linux.intel.com> 13 #include <asm/insn-eval.h> 19 /** DOC: Emulation for User-Mode Instruction Prevention (UMIP) 21 * User-Mode Instruction Prevention is a security feature present in recent 27 * the UMIP-protected instructions (in the form of a SIGSEGV signal), it can be 31 * global descriptor and interrupt descriptor tables, the segment selectors of 44 * not the actual location of the table. The result is emulated as a hard-coded 52 * - SLDT returns (GDT_ENTRY_LDT * 8) if an LDT has been set, 0 if not. 53 * - STR returns (GDT_ENTRY_TSS * 8). [all …]
|
/openbmc/linux/drivers/net/ipa/ |
H A D | gsi_reg.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 3 /* Copyright (c) 2015-2018, The Linux Foundation. All rights reserved. 4 * Copyright (C) 2018-2023 Linaro Ltd. 30 * function-like macro that takes a parameter used in the computation. 38 * (though the actual limit is hardware-dependent). 42 * (though the actual limit is hardware-dependent). 45 /* enum gsi_reg_id - GSI register IDs */ 109 CHTYPE_PROTOCOL_MSB, /* IPA v4.5-4.11 */ 115 /** enum gsi_channel_type - CHTYPE_PROTOCOL field values in CH_C_CNTXT_0 */ 140 USE_ESCAPE_BUF_ONLY, /* IPA v4.0-4.2 */ [all …]
|
/openbmc/linux/include/linux/ |
H A D | kdb.h | 5 * Kernel Debugger Architecture Independent Global Headers 11 * Copyright (c) 2000-2007 Silicon Graphics, Inc. All Rights Reserved. 40 KDB_ENABLE_MASK = (1 << KDB_ENABLE_NO_ARGS_SHIFT) - 1, 89 * kdb_initial_cpu is initialized to -1, and is set to the cpu 99 #define KDB_NOTFOUND (-1) 100 #define KDB_ARGCOUNT (-2) 101 #define KDB_BADWIDTH (-3) 102 #define KDB_BADRADIX (-4) 103 #define KDB_NOTENV (-5) 104 #define KDB_NOENVVALUE (-6) [all …]
|
/openbmc/qemu/hw/pci-host/ |
H A D | pnv_phb3.c | 4 * Copyright (c) 2014-2020, IBM Corporation. 7 * COPYING file in the top-level directory. 13 #include "hw/pci-host/pnv_phb3_regs.h" 14 #include "hw/pci-host/pnv_phb.h" 15 #include "hw/pci-host/pnv_phb3.h" 21 #include "hw/qdev-properties.h" 27 (phb)->chip_id, (phb)->phb_id, ## __VA_ARGS__) 31 PCIHostState *pci = PCI_HOST_BRIDGE(phb->phb_base); in pnv_phb3_find_cfg_dev() 32 uint64_t addr = phb->regs[PHB_CONFIG_ADDRESS >> 3]; in pnv_phb3_find_cfg_dev() 41 return pci_find_device(pci->bus, bus, devfn); in pnv_phb3_find_cfg_dev() [all …]
|
/openbmc/u-boot/drivers/video/stm32/ |
H A D | stm32_ltdc.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Copyright (C) 2017-2018 STMicroelectronics - All Rights Reserved 16 #include <dm/device-internal.h> 21 void __iomem *regs; member 36 #define LTDC_GCR 0x18 /* Global Control */ 37 #define LTDC_GC1R 0x1C /* Global Configuration 1 */ 38 #define LTDC_GC2R 0x20 /* Global Configuration 2 */ 85 #define GCR_PCPOL BIT(28) /* Pixel Clock POLarity-Inverted */ 86 #define GCR_DEPOL BIT(29) /* Data Enable POLarity-High */ 87 #define GCR_VSPOL BIT(30) /* Vertical Synchro POLarity-High */ [all …]
|
/openbmc/linux/arch/ia64/kernel/ |
H A D | mca_asm.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 8 * 2000-03-15 David Mosberger-Tang <davidm@hpl.hp.com> 11 * 2000-03-29 Chuck Fleckenstein <cfleck@co.intel.com> 15 * 2002-01-04 J.Hall <jenna.s.hall@intel.com> 21 * 2004-11-12 Russ Anderson <rja@sgi.com> 24 * 2005-12-08 Keith Owens <kaos@sgi.com> 42 .global ia64_do_tlb_purge 43 .global ia64_os_mca_dispatch 44 .global ia64_os_init_on_kdump 45 .global ia64_os_init_dispatch_monarch [all …]
|