Home
last modified time | relevance | path

Searched +full:double +full:- +full:buffering (Results 1 – 25 of 115) sorted by relevance

12345

/openbmc/openbmc/poky/meta/recipes-graphics/xorg-lib/
H A Dlibxext_1.3.6.bb5 are DOUBLE-BUFFER, DPMS, Extended-Visual-Information, LBX, MIT_SHM, \
6 MIT_SUNDRY-NONSTANDARD, Multi-Buffering, SECURITY, SHAPE, SYNC, TOG-CUP, \
7 XC-APPGROUP, XC-MISC, XTEST. libXext also provides a small set of \
11 require xorg-lib-common.inc
/openbmc/openbmc/meta-raspberrypi/recipes-graphics/userland/files/
H A D0013-Implement-triple-buffering-for-wayland.patch4 Subject: [PATCH] Implement triple buffering for wayland
6 Change from double to triple buffering for wayland.
12 Signed-off-by: Jeff Wannamaker <jeff_wannamaker@cable.comcast.com>
13 Signed-off-by: Khem Raj <raj.khem@gmail.com>
14 ---
15 Upstream-Status: Pending
17 interface/khronos/egl/egl_client.c | 3 ++-
20 3 files changed, 21 insertions(+), 1 deletion(-)
22 diff --git a/interface/khronos/egl/egl_client.c b/interface/khronos/egl/egl_client.c
24 --- a/interface/khronos/egl/egl_client.c
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_optc.c36 optc1->tg_regs->reg
39 optc1->base.ctx
43 optc1->tg_shift->field_name, optc1->tg_mask->field_name
50 OTG_MASTER_UPDATE_LOCK_SEL, optc->inst); in optc3_triplebuffer_lock()
62 TRACE_OPTC_LOCK_UNLOCK_STATE(optc1, optc->inst, true); in optc3_triplebuffer_lock()
81 MASTER_UPDATE_LOCK_DB_START_Y, v_blank_start - 1, in optc3_lock_doublebuffer_enable()
84 DIG_UPDATE_POSITION_X, h_blank_start - 180 - 1, in optc3_lock_doublebuffer_enable()
85 DIG_UPDATE_POSITION_Y, v_blank_start - 1); in optc3_lock_doublebuffer_enable()
89 MASTER_UPDATE_LOCK_DB_START_X, h_blank_start - 200 - 1, in optc3_lock_doublebuffer_enable()
90 MASTER_UPDATE_LOCK_DB_END_X, h_blank_start - 180, in optc3_lock_doublebuffer_enable()
[all …]
/openbmc/u-boot/doc/
H A DREADME.bus_vcxk1 SPDX-License-Identifier: GPL-2.0+
3 * (C) Copyright 2008-2009
4 * BuS Elektronik GmbH & Co. KG <www.bus-elektronik.de>
5 * Jens Scharsig <esw@bus-elektronik.de>
8 U-Boot vcxk video controller driver
15 -----------------------------------------------------------------------
16 EB+CPU5282-T1 | MCF5282 | BuS Elektronik GmbH & Co. KG
17 EB+MCF-EVB123 | MCF5282 | BuS Elektronik GmbH & Co. KG
22 --------------------
37 define this option to enable double buffering (needs 16KiB RAM)
/openbmc/openbmc/poky/meta/lib/oeqa/runtime/cases/
H A Dparselogs-ignores-qemuall.txt2 FBIOPUT_VSCREENINFO failed, double buffering disabled
5 # pci_bus 0000:00: root bus resource [mem 0x10000000-0x17ffffff]
6 # pci_bus 0000:00: root bus resource [io 0x1000-0x1fffff]
7 # pci_bus 0000:00: No busn resource found for root bus, will use [bus 00-ff]
/openbmc/linux/drivers/usb/gadget/legacy/
H A Dmass_storage.c1 // SPDX-License-Identifier: GPL-2.0+
3 * mass_storage.c -- Mass Storage USB Gadget
5 * Copyright (C) 2003-2008 Alan Stern
14 * appearing to the host as a disk drive or as a CD-ROM drive. In
17 * double-buffering for increased throughput. Last but not least, it
31 /*-------------------------------------------------------------------------*/
40 * Instead: allocate your own, using normal USB-IF procedures.
43 #define FSG_PRODUCT_ID 0xa4a5 /* Linux-USB File-backed Storage Gadget */
47 /*-------------------------------------------------------------------------*/
73 .language = 0x0409, /* en-us */
[all …]
/openbmc/linux/Documentation/fb/
H A Dpxafb.rst10 modprobe pxafb options=vmem:2M,mode:640x480-8,passive
14 video=pxafb:vmem:2M,mode:640x480-8,passive
21 mode:XRESxYRES[-BPP]
72 Double pixel clock. 1=>true, 0=>false
87 PXA27x and later processors support overlay1 and overlay2 on-top of the
88 base framebuffer (although under-neath the base is also possible). They
89 support palette and no-palette RGB formats, as well as YUV formats (only
96 1. overlay can start at a 32-bit word aligned position within the base
98 is encoded into var->nonstd (no, var->xoffset and var->yoffset are
104 var->xres_virtual * var->yres_virtual * bpp
[all …]
/openbmc/linux/net/sched/
H A Dsch_sfb.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (c) 2008-2011 Juliusz Chroboczek <jch@pps.jussieu.fr>
10 * U. Michigan CSE-TR-387-99, April 1999.
12 * http://www.thefengs.com/wuchang/blue/CSE-TR-387-99.pdf
35 #define SFB_BUCKET_MASK (SFB_NUMBUCKETS - 1)
44 /* We use a double buffering right before hash change
57 unsigned long warmup_time; /* double buffering warmup time in jiffies */
86 * (A zero value means double buffering was not used)
95 return (struct sfb_skb_cb *)qdisc_skb_cb(skb)->data; in sfb_skb_cb()
104 return sfb_skb_cb(skb)->hashes[slot]; in sfb_hash()
[all …]
/openbmc/linux/drivers/gpu/ipu-v3/
H A Dipu-image-convert.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright (C) 2012-2016 Mentor Graphics Inc.
9 #include <linux/dma-mapping.h>
12 #include <video/imx-ipu-image-convert.h>
14 #include "ipu-prv.h"
29 * the DMA channel's parameter memory!). IDMA double-buffering is used
30 * to convert each tile back-to-back when possible (see note below
36 * +---------+-----+
37 * +-----+---+ | A | B |
39 * +-----+---+ --> +---------+-----+
[all …]
/openbmc/linux/drivers/gpu/drm/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
19 # gallium uses SYS_kcmp for os_same_file_description() to de-duplicate
25 Kernel-level support for the Direct Rendering Infrastructure (DRI)
64 Use dynamic-debug to avoid drm_debug_enabled() runtime overheads.
95 Documentation/dev-tools/kunit/.
129 contention. A history of each drm modeset lock path hitting -EDEADLK
153 is 100. Typical values for double buffering will be 200,
154 triple buffering 300.
161 In order to keep user-space compatibility, we want in certain
162 use-cases to keep leaking the fbdev physical address to the
[all …]
/openbmc/linux/drivers/devfreq/
H A Dsun8i-a33-mbus.c1 // SPDX-License-Identifier: GPL-2.0-only
3 // Copyright (C) 2020-2021 Samuel Holland <samuel@sholland.org>
25 #define MBUS_TMR_PERIOD(x) ((x) - 1)
28 #define MBUS_PMU_CFG_PERIOD(x) (((x) - 1) << 16)
108 return readl_relaxed(priv->reg_mbus + MBUS_TOTAL_BWCR); in sun8i_a33_mbus_get_peak_bw()
115 /* All PMU counters are cleared on a disable->enable transition. */ in sun8i_a33_mbus_restart_pmu_counters()
117 priv->reg_mbus + MBUS_PMU_CFG); in sun8i_a33_mbus_restart_pmu_counters()
119 priv->reg_mbus + MBUS_PMU_CFG); in sun8i_a33_mbus_restart_pmu_counters()
130 * ------------- * ------------ * -------- in sun8i_a33_mbus_update_nominal_bw()
133 priv->nominal_bw = ddr_freq_mhz * pmu_period * priv->data_width / 1024; in sun8i_a33_mbus_update_nominal_bw()
[all …]
/openbmc/u-boot/drivers/usb/musb-new/
H A Dmusb_gadget.c1 // SPDX-License-Identifier: GPL-2.0
6 * Copyright (C) 2005-2006 by Texas Instruments
7 * Copyright (C) 2006-2007 Nokia Corporation
19 #include <linux/dma-mapping.h>
24 #include "linux-compat.h"
30 /* MUSB PERIPHERAL status 3-mar-2006:
32 * - EP0 seems solid. It passes both USBCV and usbtest control cases.
37 * + endpoint halt tests -- in both usbtest and usbcv -- seem
41 * - Mass storage behaved ok when last tested. Network traffic patterns
46 * - TX/IN
[all …]
H A Dmusb_core.h1 /* SPDX-License-Identifier: GPL-2.0 */
6 * Copyright (C) 2005-2006 by Texas Instruments
7 * Copyright (C) 2006-2007 Nokia Corporation
33 /* Helper defines for struct musb->hwvers */
55 #define is_peripheral_enabled(musb) ((musb)->board_mode != MUSB_HOST)
56 #define is_host_enabled(musb) ((musb)->board_mode != MUSB_PERIPHERAL)
57 #define is_otg_enabled(musb) ((musb)->board_mode == MUSB_OTG)
59 /* NOTE: otg and peripheral-only state machines start at B_IDLE.
60 * OTG or host-only go to A_IDLE when ID is sensed.
62 #define is_peripheral_active(m) (!(m)->is_host)
[all …]
/openbmc/linux/drivers/media/usb/gspca/
H A Dw996Xcf.c1 // SPDX-License-Identifier: GPL-2.0-or-later
9 * Copyright (C) 2002-2004 by Luca Risolia <luca.risolia@studio.unibo.it>
23 #define Y_QUANTABLE (&sd->jpeg_hdr[JPEG_QT0_OFFSET])
24 #define UV_QUANTABLE (&sd->jpeg_hdr[JPEG_QT1_OFFSET])
51 /*--------------------------------------------------------------------------
52 Write 64-bit data to the fast serial bus registers.
53 Return 0 on success, -1 otherwise.
54 --------------------------------------------------------------------------*/
57 struct usb_device *udev = sd->gspca_dev.dev; in w9968cf_write_fsb()
61 if (sd->gspca_dev.usb_err < 0) in w9968cf_write_fsb()
[all …]
/openbmc/linux/sound/mips/
H A Dsnd-n64.c1 // SPDX-License-Identifier: GPL-2.0
8 #include <linux/dma-mapping.h>
67 writel(value, priv->ai_reg_base + reg); in n64audio_write_reg()
72 writel(value, priv->mi_reg_base + reg); in n64mi_write_reg()
77 return readl(priv->mi_reg_base + reg); in n64mi_read_reg()
82 struct snd_pcm_runtime *runtime = priv->chan.substream->runtime; in n64audio_push()
86 spin_lock_irqsave(&priv->chan.lock, flags); in n64audio_push()
88 count = priv->chan.writesize; in n64audio_push()
90 memcpy(priv->ring_base + priv->chan.nextpos, in n64audio_push()
91 runtime->dma_area + priv->chan.nextpos, count); in n64audio_push()
[all …]
/openbmc/linux/drivers/usb/gadget/udc/
H A Damd5536udc.h1 // SPDX-License-Identifier: GPL-2.0+
3 * amd5536.h -- header for AMD 5536 UDC high/full speed USB device controller
56 /* Global CSR's -------------------------------------------------------------*/
83 /* Device Config Register ---------------------------------------------------*/
106 /* Device Control Register --------------------------------------------------*/
130 /* Device Status Register ---------------------------------------------------*/
157 /* Device Interrupt Register ------------------------------------------------*/
169 /* Device Interrupt Mask Register -------------------------------------------*/
174 /* Endpoint Interrupt Register ----------------------------------------------*/
193 /* Endpoint Interrupt Mask Register -----------------------------------------*/
[all …]
/openbmc/linux/drivers/staging/media/atomisp/pci/
H A Dia_css_stream_public.h1 /* SPDX-License-Identifier: GPL-2.0 */
36 IA_CSS_INPUT_MODE_FIFO, /** data from input-fifo */
37 IA_CSS_INPUT_MODE_TPG, /** data from test-pattern generator */
38 IA_CSS_INPUT_MODE_PRBS, /** data from pseudo-random bit stream */
69 int linked_isys_stream_id; /** default value is -1, other value means
127 s32 flash_gpio_pin; /** pin on which the flash is connected, -1 for no flash */
128 int left_padding; /** The number of input-formatter left-paddings, -1 for default from binary.*/
158 stream_config->online = true;
159 stream_config->left_padding = -1;
266 * @param[in] output_padded_width - the output buffer stride.
[all …]
/openbmc/linux/Documentation/devicetree/bindings/display/
H A Dxylon,logicvc-display.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/display/xylon,logicvc-display.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Paul Kocialkowski <paul.kocialkowski@bootlin.com>
16 with Xilinx Zynq-7000 SoCs and Xilinx FPGAs.
20 synthesis time. As a result, many of the device-tree bindings are meant to
24 Layers are declared in the "layers" sub-node and have dedicated configuration.
32 - xylon,logicvc-3.02.a-display
33 - xylon,logicvc-4.01.a-display
[all …]
/openbmc/u-boot/drivers/usb/musb/
H A Dmusb_core.h1 /* SPDX-License-Identifier: GPL-2.0 */
15 #define MUSB_EP0_FIFOSIZE 64 /* This is non-configurable */
32 /* EP 1-15 */
171 /* Allocate for double-packet buffering (effectively doubles assigned _SIZE) */
223 #define MUSB_CONFIGDATA_HBRXE 0x10 /* HB-ISO for RX */
224 #define MUSB_CONFIGDATA_HBTXE 0x08 /* HB-ISO for TX */
336 return readb(&musbr->ulpi_busctl); in musb_read_ulpi_buscontrol()
340 writeb(val, &musbr->ulpi_busctl); in musb_write_ulpi_buscontrol()
/openbmc/linux/block/
H A Dblk-flush.c1 // SPDX-License-Identifier: GPL-2.0
9 * optional steps - PREFLUSH, DATA and POSTFLUSH - according to the request
15 * REQ_FUA means that the data must be on non-volatile media on request
28 * The actual execution of flush is double buffered. Whenever a request
30 * fq->flush_queue[fq->flush_pending_idx]. Once certain criteria are met, a
40 * double buffering sufficient.
74 #include "blk-mq.h"
75 #include "blk-mq-sched.h"
79 REQ_FSEQ_PREFLUSH = (1 << 0), /* pre-flushing in progress */
81 REQ_FSEQ_POSTFLUSH = (1 << 2), /* post-flushing in progress */
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/
H A Ddisplay_rq_dlg_calc_21.c34 * This file is gcc-parseable HW gospel, coming straight from HW engineers.
38 * remain as-is as it provides us with a guarantee from HW that it is correct.
43 double *refcyc_per_req_delivery_pre_cur,
44 double *refcyc_per_req_delivery_cur,
45 double refclk_freq_in_mhz,
46 double ref_freq_to_pix_freq,
47 double hscale_pixel_rate_l,
48 double hscl_ratio,
49 double vratio_pre_l,
50 double vratio_l,
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddisplay_rq_dlg_calc_20.c34 // pipe_src_param - pipe source configuration (e.g. vp, pitch, etc.)
36 // rq_param - values that can be used to setup RQ (e.g. swath_height, plane1_addr, etc.)
58 * This file is gcc-parseable HW gospel, coming straight from HW engineers.
62 * remain as-is as it provides us with a guarantee from HW that it is correct.
66 double *refcyc_per_req_delivery_pre_cur,
67 double *refcyc_per_req_delivery_cur,
68 double refclk_freq_in_mhz,
69 double ref_freq_to_pix_freq,
70 double hscale_pixel_rate_l,
71 double hscl_ratio,
[all …]
H A Ddisplay_rq_dlg_calc_20v2.c34 // pipe_src_param - pipe source configuration (e.g. vp, pitch, etc.)
36 // rq_param - values that can be used to setup RQ (e.g. swath_height, plane1_addr, etc.)
58 * This file is gcc-parseable HW gospel, coming straight from HW engineers.
62 * remain as-is as it provides us with a guarantee from HW that it is correct.
66 double *refcyc_per_req_delivery_pre_cur,
67 double *refcyc_per_req_delivery_cur,
68 double refclk_freq_in_mhz,
69 double ref_freq_to_pix_freq,
70 double hscale_pixel_rate_l,
71 double hscl_ratio,
[all …]
/openbmc/linux/Documentation/devicetree/bindings/timer/
H A Drenesas,rz-mtu3.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Renesas RZ/G2L Multi-Function Timer Pulse Unit 3 (MTU3a)
10 - Biju Das <biju.das.jz@bp.renesas.com>
13 This hardware block consists of eight 16-bit timer channels and one
14 32- bit timer channel. It supports the following specifications:
15 - Pulse input/output: 28 lines max.
16 - Pulse input 3 lines
[all …]
/openbmc/linux/drivers/usb/musb/
H A Dmusb_regs.h1 /* SPDX-License-Identifier: GPL-2.0 */
6 * Copyright (C) 2005-2006 by Texas Instruments
7 * Copyright (C) 2006-2007 Nokia Corporation
13 #define MUSB_EP0_FIFOSIZE 64 /* This is non-configurable */
74 /* Allocate for double-packet buffering (effectively doubles assigned _SIZE) */
121 #define MUSB_CONFIGDATA_HBRXE 0x10 /* HB-ISO for RX */
122 #define MUSB_CONFIGDATA_HBTXE 0x08 /* HB-ISO for TX */
202 #define MUSB_FADDR 0x00 /* 8-bit */
203 #define MUSB_POWER 0x01 /* 8-bit */
205 #define MUSB_INTRTX 0x02 /* 16-bit */
[all …]

12345