/openbmc/linux/drivers/video/fbdev/omap2/omapfb/dss/ |
H A D | hdmi_wp.c | 21 void hdmi_wp_dump(struct hdmi_wp_data *wp, struct seq_file *s) in hdmi_wp_dump() argument 23 #define DUMPREG(r) seq_printf(s, "%-35s %08x\n", #r, hdmi_read_reg(wp->base, r)) in hdmi_wp_dump() 45 u32 hdmi_wp_get_irqstatus(struct hdmi_wp_data *wp) in hdmi_wp_get_irqstatus() argument 47 return hdmi_read_reg(wp->base, HDMI_WP_IRQSTATUS); in hdmi_wp_get_irqstatus() 50 void hdmi_wp_set_irqstatus(struct hdmi_wp_data *wp, u32 irqstatus) in hdmi_wp_set_irqstatus() argument 52 hdmi_write_reg(wp->base, HDMI_WP_IRQSTATUS, irqstatus); in hdmi_wp_set_irqstatus() 54 hdmi_read_reg(wp->base, HDMI_WP_IRQSTATUS); in hdmi_wp_set_irqstatus() 57 void hdmi_wp_set_irqenable(struct hdmi_wp_data *wp, u32 mask) in hdmi_wp_set_irqenable() argument 59 hdmi_write_reg(wp->base, HDMI_WP_IRQENABLE_SET, mask); in hdmi_wp_set_irqenable() 62 void hdmi_wp_clear_irqenable(struct hdmi_wp_data *wp, u32 mask) in hdmi_wp_clear_irqenable() argument [all …]
|
H A D | hdmi.h | 41 /* HDMI WP IRQ flags */ 233 struct hdmi_wp_data *wp; member 277 int hdmi_wp_video_start(struct hdmi_wp_data *wp); 278 void hdmi_wp_video_stop(struct hdmi_wp_data *wp); 279 void hdmi_wp_dump(struct hdmi_wp_data *wp, struct seq_file *s); 280 u32 hdmi_wp_get_irqstatus(struct hdmi_wp_data *wp); 281 void hdmi_wp_set_irqstatus(struct hdmi_wp_data *wp, u32 irqstatus); 282 void hdmi_wp_set_irqenable(struct hdmi_wp_data *wp, u32 mask); 283 void hdmi_wp_clear_irqenable(struct hdmi_wp_data *wp, u32 mask); 284 int hdmi_wp_set_phy_pwr(struct hdmi_wp_data *wp, enum hdmi_phy_pwr val); [all …]
|
H A D | hdmi5.c | 64 struct hdmi_wp_data *wp = data; in hdmi_irq_handler() local 67 irqstatus = hdmi_wp_get_irqstatus(wp); in hdmi_irq_handler() 68 hdmi_wp_set_irqstatus(wp, irqstatus); in hdmi_irq_handler() 80 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_OFF); in hdmi_irq_handler() 92 hdmi_wp_set_irqstatus(wp, HDMI_IRQ_LINK_CONNECT | in hdmi_irq_handler() 95 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_LDOON); in hdmi_irq_handler() 100 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_TXON); in hdmi_irq_handler() 102 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_LDOON); in hdmi_irq_handler() 177 hdmi_wp_clear_irqenable(&hdmi.wp, 0xffffffff); in hdmi_power_on_full() 178 hdmi_wp_set_irqstatus(&hdmi.wp, in hdmi_power_on_full() [all …]
|
H A D | hdmi4.c | 60 struct hdmi_wp_data *wp = data; in hdmi_irq_handler() local 63 irqstatus = hdmi_wp_get_irqstatus(wp); in hdmi_irq_handler() 64 hdmi_wp_set_irqstatus(wp, irqstatus); in hdmi_irq_handler() 74 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_OFF); in hdmi_irq_handler() 76 hdmi_wp_set_irqstatus(wp, HDMI_IRQ_LINK_CONNECT | in hdmi_irq_handler() 79 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_LDOON); in hdmi_irq_handler() 81 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_TXON); in hdmi_irq_handler() 83 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_LDOON); in hdmi_irq_handler() 147 struct hdmi_wp_data *wp = &hdmi.wp; in hdmi_power_on_full() local 155 hdmi_wp_clear_irqenable(wp, 0xffffffff); in hdmi_power_on_full() [all …]
|
H A D | hdmi_pll.c | 102 struct hdmi_wp_data *wp = pll->wp; in hdmi_pll_enable() local 106 return hdmi_wp_set_pll_pwr(wp, HDMI_PLLPWRCMD_BOTHON_ALLCLKS); in hdmi_pll_enable() 112 struct hdmi_wp_data *wp = pll->wp; in hdmi_pll_disable() local 114 hdmi_wp_set_pll_pwr(wp, HDMI_PLLPWRCMD_ALLOFF); in hdmi_pll_disable() 209 struct hdmi_wp_data *wp) in hdmi_pll_init() argument 213 pll->wp = wp; in hdmi_pll_init()
|
/openbmc/linux/drivers/gpu/drm/omapdrm/dss/ |
H A D | hdmi_wp.c | 20 void hdmi_wp_dump(struct hdmi_wp_data *wp, struct seq_file *s) in hdmi_wp_dump() argument 22 #define DUMPREG(r) seq_printf(s, "%-35s %08x\n", #r, hdmi_read_reg(wp->base, r)) in hdmi_wp_dump() 44 u32 hdmi_wp_get_irqstatus(struct hdmi_wp_data *wp) in hdmi_wp_get_irqstatus() argument 46 return hdmi_read_reg(wp->base, HDMI_WP_IRQSTATUS); in hdmi_wp_get_irqstatus() 49 void hdmi_wp_set_irqstatus(struct hdmi_wp_data *wp, u32 irqstatus) in hdmi_wp_set_irqstatus() argument 51 hdmi_write_reg(wp->base, HDMI_WP_IRQSTATUS, irqstatus); in hdmi_wp_set_irqstatus() 53 hdmi_read_reg(wp->base, HDMI_WP_IRQSTATUS); in hdmi_wp_set_irqstatus() 56 void hdmi_wp_set_irqenable(struct hdmi_wp_data *wp, u32 mask) in hdmi_wp_set_irqenable() argument 58 hdmi_write_reg(wp->base, HDMI_WP_IRQENABLE_SET, mask); in hdmi_wp_set_irqenable() 61 void hdmi_wp_clear_irqenable(struct hdmi_wp_data *wp, u32 mask) in hdmi_wp_clear_irqenable() argument [all …]
|
H A D | hdmi.h | 45 /* HDMI WP IRQ flags */ 239 struct hdmi_wp_data *wp; member 261 struct hdmi_wp_data *wp; member 296 int hdmi_wp_video_start(struct hdmi_wp_data *wp); 297 void hdmi_wp_video_stop(struct hdmi_wp_data *wp); 298 void hdmi_wp_dump(struct hdmi_wp_data *wp, struct seq_file *s); 299 u32 hdmi_wp_get_irqstatus(struct hdmi_wp_data *wp); 300 void hdmi_wp_set_irqstatus(struct hdmi_wp_data *wp, u32 irqstatus); 301 void hdmi_wp_set_irqenable(struct hdmi_wp_data *wp, u32 mask); 302 void hdmi_wp_clear_irqenable(struct hdmi_wp_data *wp, u32 mask); [all …]
|
H A D | hdmi5.c | 68 struct hdmi_wp_data *wp = &hdmi->wp; in hdmi_irq_handler() local 71 irqstatus = hdmi_wp_get_irqstatus(wp); in hdmi_irq_handler() 72 hdmi_wp_set_irqstatus(wp, irqstatus); in hdmi_irq_handler() 84 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_OFF); in hdmi_irq_handler() 96 hdmi_wp_set_irqstatus(wp, HDMI_IRQ_LINK_CONNECT | in hdmi_irq_handler() 99 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_LDOON); in hdmi_irq_handler() 104 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_TXON); in hdmi_irq_handler() 106 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_LDOON); in hdmi_irq_handler() 172 hdmi_wp_clear_irqenable(&hdmi->wp, 0xffffffff); in hdmi_power_on_full() 173 hdmi_wp_set_irqstatus(&hdmi->wp, in hdmi_power_on_full() [all …]
|
H A D | hdmi4.c | 67 struct hdmi_wp_data *wp = &hdmi->wp; in hdmi_irq_handler() local 70 irqstatus = hdmi_wp_get_irqstatus(wp); in hdmi_irq_handler() 71 hdmi_wp_set_irqstatus(wp, irqstatus); in hdmi_irq_handler() 81 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_OFF); in hdmi_irq_handler() 83 hdmi_wp_set_irqstatus(wp, HDMI_IRQ_LINK_CONNECT | in hdmi_irq_handler() 86 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_LDOON); in hdmi_irq_handler() 88 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_TXON); in hdmi_irq_handler() 90 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_LDOON); in hdmi_irq_handler() 150 struct hdmi_wp_data *wp = &hdmi->wp; in hdmi_power_on_full() local 159 hdmi_wp_clear_irqenable(wp, ~HDMI_IRQ_CORE); in hdmi_power_on_full() [all …]
|
H A D | hdmi_pll.c | 42 struct hdmi_wp_data *wp = pll->wp; in hdmi_pll_enable() local 50 r = hdmi_wp_set_pll_pwr(wp, HDMI_PLLPWRCMD_BOTHON_ALLCLKS); in hdmi_pll_enable() 60 struct hdmi_wp_data *wp = pll->wp; in hdmi_pll_disable() local 63 hdmi_wp_set_pll_pwr(wp, HDMI_PLLPWRCMD_ALLOFF); in hdmi_pll_disable() 147 if (hpll->wp->version == 4) in hdmi_init_pll_data() 162 struct hdmi_pll_data *pll, struct hdmi_wp_data *wp) in hdmi_pll_init() argument 167 pll->wp = wp; in hdmi_pll_init()
|
/openbmc/linux/arch/powerpc/math-emu/ |
H A D | math_efp.c | 109 u32 wp[2]; member 200 vc.wp[0] = current->thread.evr[fc]; in do_spe_mathemu() 201 vc.wp[1] = regs->gpr[fc]; in do_spe_mathemu() 202 va.wp[0] = current->thread.evr[fa]; in do_spe_mathemu() 203 va.wp[1] = regs->gpr[fa]; in do_spe_mathemu() 204 vb.wp[0] = current->thread.evr[fb]; in do_spe_mathemu() 205 vb.wp[1] = regs->gpr[fb]; in do_spe_mathemu() 210 pr_debug("vc: %08x %08x\n", vc.wp[0], vc.wp[1]); in do_spe_mathemu() 211 pr_debug("va: %08x %08x\n", va.wp[0], va.wp[1]); in do_spe_mathemu() 212 pr_debug("vb: %08x %08x\n", vb.wp[0], vb.wp[1]); in do_spe_mathemu() [all …]
|
/openbmc/qemu/system/ |
H A D | watchpoint.c | 29 CPUWatchpoint *wp; in cpu_watchpoint_insert() local 38 wp = g_malloc(sizeof(*wp)); in cpu_watchpoint_insert() 40 wp->vaddr = addr; in cpu_watchpoint_insert() 41 wp->len = len; in cpu_watchpoint_insert() 42 wp->flags = flags; in cpu_watchpoint_insert() 46 QTAILQ_INSERT_HEAD(&cpu->watchpoints, wp, entry); in cpu_watchpoint_insert() 48 QTAILQ_INSERT_TAIL(&cpu->watchpoints, wp, entry); in cpu_watchpoint_insert() 59 *watchpoint = wp; in cpu_watchpoint_insert() 68 CPUWatchpoint *wp; in cpu_watchpoint_remove() local 70 QTAILQ_FOREACH(wp, &cpu->watchpoints, entry) { in cpu_watchpoint_remove() [all …]
|
/openbmc/qemu/accel/tcg/ |
H A D | watchpoint.c | 36 static inline bool watchpoint_address_matches(CPUWatchpoint *wp, in watchpoint_address_matches() argument 45 vaddr wpend = wp->vaddr + wp->len - 1; in watchpoint_address_matches() 48 return !(addr > wpend || wp->vaddr > addrend); in watchpoint_address_matches() 54 CPUWatchpoint *wp; in cpu_watchpoint_address_matches() local 57 QTAILQ_FOREACH(wp, &cpu->watchpoints, entry) { in cpu_watchpoint_address_matches() 58 if (watchpoint_address_matches(wp, addr, len)) { in cpu_watchpoint_address_matches() 59 ret |= wp->flags; in cpu_watchpoint_address_matches() 70 CPUWatchpoint *wp; in cpu_check_watchpoint() local 91 QTAILQ_FOREACH(wp, &cpu->watchpoints, entry) { in cpu_check_watchpoint() 92 int hit_flags = wp->flags & flags; in cpu_check_watchpoint() [all …]
|
/openbmc/linux/lib/crypto/mpi/ |
H A D | mpi-add.c | 22 mpi_ptr_t wp, up; in mpi_add_ui() local 37 wp = w->d; in mpi_add_ui() 40 wp[0] = v; in mpi_add_ui() 44 cy = mpihelp_add_1(wp, up, usize, v); in mpi_add_ui() 45 wp[usize] = cy; in mpi_add_ui() 52 wp[0] = v - up[0]; in mpi_add_ui() 55 mpihelp_sub_1(wp, up, usize, v); in mpi_add_ui() 57 wsize = usize - (wp[usize-1] == 0); in mpi_add_ui() 69 mpi_ptr_t wp, up, vp; in mpi_add() local 94 wp = w->d; in mpi_add() [all …]
|
H A D | mpi-mul.c | 19 mpi_ptr_t up, vp, wp; in mpi_mul() local 42 wp = w->d; in mpi_mul() 47 if (wp == up || wp == vp) { in mpi_mul() 48 wp = mpi_alloc_limb_space(wsize); in mpi_mul() 52 wp = w->d; in mpi_mul() 55 if (wp == up) { in mpi_mul() 59 if (wp == vp) in mpi_mul() 62 MPN_COPY(up, wp, usize); in mpi_mul() 63 } else if (wp == vp) { in mpi_mul() 67 MPN_COPY(vp, wp, vsize); in mpi_mul() [all …]
|
H A D | generic_mpih-rshift.c | 20 * and store the USIZE least significant limbs of the result at WP. 25 * 2. If the result is to be written over the input, WP must be <= UP. 29 mpihelp_rshift(mpi_ptr_t wp, mpi_ptr_t up, mpi_size_t usize, unsigned cnt) in mpihelp_rshift() argument 37 wp -= 1; in mpihelp_rshift() 44 wp[i] = (low_limb >> sh_1) | (high_limb << sh_2); in mpihelp_rshift() 47 wp[i] = low_limb >> sh_1; in mpihelp_rshift()
|
H A D | generic_mpih-lshift.c | 19 * and store the USIZE least significant digits of the result at WP. 24 * 2. If the result is to be written over the input, WP must be >= UP. 28 mpihelp_lshift(mpi_ptr_t wp, mpi_ptr_t up, mpi_size_t usize, unsigned int cnt) in mpihelp_lshift() argument 36 wp += 1; in mpihelp_lshift() 44 wp[i] = (high_limb << sh_1) | (low_limb >> sh_2); in mpihelp_lshift() 47 wp[i] = high_limb << sh_1; in mpihelp_lshift()
|
H A D | ec.c | 182 static void mpih_set_cond(mpi_ptr_t wp, mpi_ptr_t up, in mpih_set_cond() argument 190 x = mask & (wp[i] ^ up[i]); in mpih_set_cond() 191 wp[i] = wp[i] ^ x; in mpih_set_cond() 201 mpi_ptr_t wp, up, vp; in ec_addm_25519() local 212 wp = w->d; in ec_addm_25519() 214 mpihelp_add_n(wp, up, vp, wsize); in ec_addm_25519() 215 borrow = mpihelp_sub_n(wp, wp, ctx->p->d, wsize); in ec_addm_25519() 217 mpihelp_add_n(wp, wp, n, wsize); in ec_addm_25519() 218 wp[LIMB_SIZE_25519-1] &= ~((mpi_limb_t)1 << (255 % BITS_PER_MPI_LIMB)); in ec_addm_25519() 223 mpi_ptr_t wp, up, vp; in ec_subm_25519() local [all …]
|
/openbmc/qemu/target/arm/ |
H A D | hyp_gdbstub.c | 130 HWWatchpoint wp = { in insert_hw_watchpoint() local 144 wp.wcr = FIELD_DP64(wp.wcr, DBGWCR, PAC, 3); in insert_hw_watchpoint() 148 wp.wcr = FIELD_DP64(wp.wcr, DBGWCR, LSC, 1); in insert_hw_watchpoint() 149 wp.details.flags = BP_MEM_READ; in insert_hw_watchpoint() 152 wp.wcr = FIELD_DP64(wp.wcr, DBGWCR, LSC, 2); in insert_hw_watchpoint() 153 wp.details.flags = BP_MEM_WRITE; in insert_hw_watchpoint() 156 wp.wcr = FIELD_DP64(wp.wcr, DBGWCR, LSC, 3); in insert_hw_watchpoint() 157 wp.details.flags = BP_MEM_ACCESS; in insert_hw_watchpoint() 167 wp.wcr = deposit32(wp.wcr, 5 + off, 8 - off, bas); in insert_hw_watchpoint() 173 wp.wvr &= ~((1 << bits) - 1); in insert_hw_watchpoint() [all …]
|
/openbmc/openbmc/meta-google/classes/ |
H A D | image_types_hoth.bbclass | 42 def convertPart(name, startKb, endKb, static=False, wp=False, persist=False): 47 if wp: 73 wp=True), 79 wp=True), 85 wp=True), 91 wp=True), 111 wp=True), 117 wp=True), 127 wp=True), 133 wp=True), [all …]
|
/openbmc/linux/tools/testing/selftests/breakpoints/ |
H A D | breakpoint_test_arm64.c | 81 static bool set_watchpoint(pid_t pid, int size, int wp) in set_watchpoint() argument 83 const volatile uint8_t *addr = &var[32 + wp]; in set_watchpoint() 112 static bool run_test(int wr_size, int wp_size, int wr, int wp) in run_test() argument 143 if (!set_watchpoint(pid, wp_size, wp)) in run_test() 204 int wr, wp, size; in main() local 216 for (wp = wr - size; wp <= wr + size; wp = wp + size) { in main() 217 result = run_test(size, MIN(size, 8), wr, wp); in main() 218 if ((result && wr == wp) || in main() 219 (!result && wr != wp)) in main() 222 size, wr, wp); in main() [all …]
|
/openbmc/linux/tools/testing/selftests/mm/ |
H A D | uffd-unit-tests.c | 226 #define pagemap_check_wp(value, wp) do { \ argument 227 if (!!(value & PM_UFFD_WP) != wp) \ 228 err("pagemap uffd-wp bit error: 0x%"PRIx64, value); \ 327 * After fork(), we should handle uffd-wp bit differently: in pagemap_test_fork() 415 uffd_test_fail("Detected %s uffd-wp bit in child in present pte", in uffd_wp_fork_test_common() 442 /* Uffd-wp should persist even swapped out */ in uffd_wp_fork_test_common() 446 uffd_test_fail("Detected %s uffd-wp bit in child in zapped pte", in uffd_wp_fork_test_common() 505 uffd_test_fail("Detected %s uffd-wp bit in early CoW of fork()", in uffd_wp_fork_pin_test_common() 518 uffd_test_fail("Detected %s uffd-wp bit when RO pin", in uffd_wp_fork_pin_test_common() 562 * NOTE: MADV_COLLAPSE is not yet compatible with WP, so testing in uffd_minor_test_common() [all …]
|
/openbmc/linux/lib/raid6/ |
H A D | neon.uc | 63 register unative_t wd$$, wq$$, wp$$, w1$$, w2$$; 71 wq$$ = wp$$ = vld1q_u8(&dptr[z0][d+$$*NSIZE]); 74 wp$$ = veorq_u8(wp$$, wd$$); 82 vst1q_u8(&p[d+NSIZE*$$], wp$$); 94 register unative_t wd$$, wq$$, wp$$, w1$$, w2$$; 103 wp$$ = veorq_u8(vld1q_u8(&p[d+$$*NSIZE]), wq$$); 108 wp$$ = veorq_u8(wp$$, wd$$); 150 vst1q_u8(&p[d+NSIZE*$$], wp$$);
|
/openbmc/openbmc/meta-openembedded/meta-networking/recipes-extended/dlm/dlm/ |
H A D | 0001-Remove-fcf-protection-full.patch | 22 -Wno-sign-compare -Wno-unused-parameter -Wp,-D_FORTIFY_SOURCE=2 \ 24 -Wp,-D_GLIBCXX_ASSERTIONS -fstack-protector-strong \ 33 -Wno-sign-compare -Wno-unused-parameter -Wp,-D_FORTIFY_SOURCE=2 \ 35 -Wp,-D_GLIBCXX_ASSERTIONS -fstack-protector-strong \ 44 -Wno-sign-compare -Wno-unused-parameter -Wp,-D_FORTIFY_SOURCE=2 \ 46 -Wp,-D_GLIBCXX_ASSERTIONS -fstack-protector-strong \
|
/openbmc/linux/tools/perf/tests/ |
H A D | bp_account.c | 88 TEST_ASSERT_VAL("failed to create wp\n", fd[i] != -1); in bp_accounting() 89 pr_debug("wp %d created\n", i); in bp_accounting() 97 TEST_ASSERT_VAL("failed to modify wp\n", ret == 0); in bp_accounting() 99 pr_debug("wp 0 modified to bp\n"); in bp_accounting() 103 TEST_ASSERT_VAL("failed to create max wp\n", fd_wp != -1); in bp_accounting() 104 pr_debug("wp max created\n"); in bp_accounting() 166 pr_err("failed to create wp\n"); in detect_share() 197 * - in case wp and bp do not share slots,
|