/openbmc/linux/Documentation/devicetree/bindings/pci/ |
H A D | pci-msi.txt | 16 MSIs may be distinguished in part through the use of sideband data accompanying 17 writes. In the case of PCI devices, this sideband data may be derived from the 19 controllers it can address, and the sideband data that will be associated with 53 the root complex and MSI controller do not pass sideband data with MSI 79 * The sideband data provided to the MSI controller is 107 * The sideband data provided to the MSI controller is 136 * The sideband data provided to the MSI controller is 166 * The sideband data provided to the MSI controller is 210 * The sideband data provided to MSI controller a is the 212 * The sideband data provided to MSI controller b is the
|
H A D | pci-iommu.txt | 16 IOMMUs may distinguish PCI devices through sideband data derived from the 22 and a mechanism is required to map from a PCI device to its IOMMU and sideband 67 * The sideband data provided to the IOMMU is the RID, 94 * The sideband data provided to the IOMMU is the RID with the 122 * The sideband data provided to the IOMMU is the RID, 163 * a, with sideband data being RID[14:0]. 165 * IOMMU b, with sideband data being RID[14:0].
|
/openbmc/linux/drivers/net/ethernet/intel/ice/ |
H A D | ice_sbq_cmd.h | 7 /* This header file defines the Sideband Queue commands, error codes and 11 /* Sideband Queue command structure and opcodes */ 13 /* Sideband Queue commands */ 18 /* Sideband Queue descriptor. Indirect command
|
/openbmc/linux/drivers/net/wireless/broadcom/brcm80211/include/ |
H A D | brcmu_d11.h | 14 * bandwidth and control sideband 31 * bit 8~9 sideband 52 * bit 8~10 sideband 128 * @sb: control sideband (location of control channel against the center one)
|
/openbmc/linux/Documentation/admin-guide/hw-vuln/ |
H A D | processor_mmio_stale_data.rst | 34 Sideband Stale Data Propagator (SSDP) 36 The sideband stale data propagator (SSDP) is limited to the client (including 37 Intel Xeon server E3) uncore implementation. The sideband response buffer is 38 shared by all client cores. For non-coherent reads that go to sideband 41 the sideband response buffer. As a result, stale data from the sideband 47 Intel Xeon server E3) uncore implementation. Similar to the sideband response 51 similar to the sideband stale data propagator. 123 Shared Buffers Data Read (SBDR) vulnerability or the sideband stale
|
/openbmc/linux/Documentation/devicetree/bindings/interrupt-controller/ |
H A D | msi.txt | 24 - Sideband information accompanying the write. 47 Typically this will encode information related to sideband data, and will 58 generate, the doorbell and payload may be configured, though sideband 89 /* No sideband data, so #msi-cells omitted */
|
H A D | msi-controller.yaml | 22 Typically this will encode information related to sideband data,
|
/openbmc/linux/drivers/gpu/drm/i915/ |
H A D | vlv_sideband.c | 15 * IOSF sideband, see VLV2_SidebandMsg_HAS.docx and 37 * Prevent the cpu from sleeping while we use this sideband, otherwise in __vlv_punit_get() 44 * to the Valleyview P-unit and not all sideband communications. in __vlv_punit_get() 93 drm_dbg(&i915->drm, "IOSF sideband idle wait (%s) timed out\n", in vlv_sideband_rw() 117 drm_dbg(&i915->drm, "IOSF sideband finish wait (%s) timed out\n", in vlv_sideband_rw()
|
H A D | intel_sbi.c | 5 * LPT/WPT IOSF sideband.
|
/openbmc/linux/Documentation/devicetree/bindings/iio/frequency/ |
H A D | adi,adrf6780.yaml | 91 adi,lo-sideband: 93 Switch to the Lower LO Sideband. By default the Upper LO 94 sideband is enabled.
|
/openbmc/dbus-sensors/include/linux/ |
H A D | peci-ioctl.h | 58 * @PECI_CMD_RD_PCI_CFG: sideband read access to the PCI configuration space 60 * @PECI_CMD_WR_PCI_CFG: sideband write access to the PCI configuration space 62 * @PECI_CMD_RD_PCI_CFG_LOCAL: sideband read access to the PCI configuration 64 * @PECI_CMD_WR_PCI_CFG_LOCAL: sideband write access to the PCI configuration 366 * The RdPCIConfig() command provides sideband read access to the PCI 406 * The RdPCIConfig() command provides sideband write access to the PCI 434 * The RdPCIConfigLocal() command provides sideband read access to the PCI 464 * The WrPCIConfigLocal() command provides sideband write access to the PCI
|
/openbmc/linux/sound/soc/sof/intel/ |
H A D | hda-ipc.h | 16 * - DIPCTDR (HIPCIDR) in sideband IPC (cAVS 1.8+) 20 * - DIPCTDD (HIPCIDD) in sideband IPC (cAVS 1.8+)
|
/openbmc/linux/drivers/thunderbolt/ |
H A D | retimer.c | 209 * When USB4 port is online sideband communications are in tb_retimer_set_inbound_sbtx() 215 tb_port_dbg(port, "enabling sideband transactions\n"); in tb_retimer_set_inbound_sbtx() 226 * When USB4 port is offline we need to keep the sideband in tb_retimer_unset_inbound_sbtx() 233 tb_port_dbg(port, "disabling sideband transactions\n"); in tb_retimer_unset_inbound_sbtx() 488 * Brings the sideband into a state where retimers can be accessed. 513 * Enable sideband channel for each retimer. We can do this in tb_retimer_scan()
|
/openbmc/u-boot/arch/x86/cpu/quark/ |
H A D | quark.c | 120 /* Step3: PHY sideband interface reset and controller main reset */ in quark_pcie_early_init() 126 /* Step4: Controller sideband interface reset */ in quark_pcie_early_init() 128 /* wait 20ms for controller sideband interface reset */ in quark_pcie_early_init()
|
/openbmc/linux/net/ncsi/ |
H A D | Kconfig | 10 This module provides NCSI (Network Controller Sideband Interface)
|
/openbmc/linux/include/linux/platform_data/x86/ |
H A D | p2sb.h | 3 * Primary to Sideband (P2SB) bridge access support
|
/openbmc/linux/drivers/net/ethernet/apm/xgene/ |
H A D | xgene_enet_cle.c | 653 /* Sideband: IPV4/TCP packets */ in xgene_cle_set_rss_sband() 658 /* Sideband: IPv4/UDP packets */ in xgene_cle_set_rss_sband() 667 /* Sideband: IPv4/RAW packets */ in xgene_cle_set_rss_sband() 673 /* Sideband: Ethernet II/RAW packets */ in xgene_cle_set_rss_sband() 748 /* setup sideband data */ in xgene_cle_setup_rss()
|
/openbmc/u-boot/include/linux/ |
H A D | drm_dp_helper.h | 362 /* DP 1.2 Sideband message defines */ 370 /* DP 1.2 MST sideband request names DP 1.2a Table 2-80 */ 387 /* DP 1.2 MST sideband nak reasons - table 2.84 */
|
/openbmc/linux/Documentation/devicetree/bindings/misc/ |
H A D | fsl,qoriq-mc.txt | 31 The MSI writes are accompanied by sideband data which is derived from the ICID. 33 controller and the sideband data which accompanies the writes.
|
/openbmc/linux/drivers/usb/typec/mux/ |
H A D | Kconfig | 11 provides support for muxing analog audio and sideband signals on a
|
/openbmc/linux/Documentation/devicetree/bindings/hwmon/ |
H A D | amd,sbrmi.yaml | 8 Sideband Remote Management Interface (SB-RMI) compliant
|
H A D | amd,sbtsi.yaml | 8 Sideband interface Temperature Sensor Interface (SB-TSI) compliant
|
/openbmc/linux/drivers/platform/x86/ |
H A D | p2sb.c | 3 * Primary to Sideband (P2SB) bridge access support 215 * p2sb_bar - Get Primary to Sideband (P2SB) bridge device BAR
|
/openbmc/linux/Documentation/networking/device_drivers/ethernet/intel/ |
H A D | i40e.rst | 172 Director rule is added from ethtool (Sideband filter), ATR is turned off by the 173 driver. To re-enable ATR, the sideband can be disabled with the ethtool -K 178 If sideband is re-enabled after ATR is re-enabled, ATR remains enabled until a 179 TCP-IP flow is added. When all TCP-IP sideband rules are deleted, ATR is 185 Sideband Perfect Filters 187 Sideband Perfect Filters are used to direct traffic that matches specified 709 Center Bridging (DCB), Multiple Functions per Port (MFP), or Sideband
|
/openbmc/linux/Documentation/hwmon/ |
H A D | sbtsi_temp.rst | 8 * Sideband interface (SBI) Temperature Sensor Interface (SB-TSI)
|