| /openbmc/linux/Documentation/devicetree/bindings/sound/ |
| H A D | rockchip-i2s.yaml | 133 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0>;
|
| /openbmc/u-boot/include/dt-bindings/clock/ |
| H A D | rk3228-cru.h | 26 #define SCLK_I2S0 80 macro
|
| H A D | rk3188-cru-common.h | 31 #define SCLK_I2S0 75 macro
|
| H A D | rv1108-cru.h | 25 #define SCLK_I2S0 75 macro
|
| H A D | rk3328-cru.h | 29 #define SCLK_I2S0 41 macro
|
| H A D | rk3288-cru.h | 34 #define SCLK_I2S0 82 macro
|
| /openbmc/linux/include/dt-bindings/clock/ |
| H A D | rk3188-cru-common.h | 31 #define SCLK_I2S0 75 macro
|
| H A D | rk3228-cru.h | 27 #define SCLK_I2S0 80 macro
|
| H A D | rk3128-cru.h | 28 #define SCLK_I2S0 80 macro
|
| H A D | rv1108-cru.h | 25 #define SCLK_I2S0 75 macro
|
| H A D | rk3328-cru.h | 30 #define SCLK_I2S0 41 macro
|
| H A D | rk3288-cru.h | 37 #define SCLK_I2S0 82 macro
|
| /openbmc/linux/drivers/clk/rockchip/ |
| H A D | clk-rk3188.c | 547 MUX(SCLK_I2S0, "sclk_i2s0", mux_sclk_i2s0_p, CLK_SET_RATE_PARENT,
672 MUX(SCLK_I2S0, "sclk_i2s0", mux_sclk_i2s0_p, CLK_SET_RATE_PARENT,
|
| H A D | clk-rk3128.c | 358 GATE(SCLK_I2S0, "sclk_i2s0", "i2s0_pre", CLK_SET_RATE_PARENT,
|
| H A D | clk-rk3228.c | 424 GATE(SCLK_I2S0, "sclk_i2s0", "i2s0_pre", CLK_SET_RATE_PARENT,
|
| H A D | clk-rv1108.c | 508 GATE(SCLK_I2S0, "sclk_i2s0", "i2s0_pre", CLK_SET_RATE_PARENT,
|
| H A D | clk-rk3288.c | 370 GATE(SCLK_I2S0, "sclk_i2s0", "i2s_pre", CLK_SET_RATE_PARENT,
|
| /openbmc/u-boot/arch/arm/dts/ |
| H A D | rk3288-veyron-mickey.dts | 190 clocks = <&cru HCLK_I2S0>, <&cru SCLK_I2S0>, <&cru SCLK_I2S0_OUT>;
|
| H A D | rk3188.dtsi | 83 clocks = <&cru HCLK_I2S0>, <&cru SCLK_I2S0>;
|
| H A D | rk322x.dtsi | 148 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0_8CH>;
|
| H A D | rk3288-veyron.dtsi | 532 clocks = <&cru HCLK_I2S0>, <&cru SCLK_I2S0>, <&cru SCLK_I2S0_OUT>;
|
| /openbmc/linux/arch/arm/boot/dts/rockchip/ |
| H A D | rk3288-firefly-reload.dts | 222 clocks = <&cru HCLK_I2S0>, <&cru SCLK_I2S0>;
|
| H A D | rk3188-bqedison2qc.dts | 451 clocks = <&cru SCLK_I2S0>;
|
| H A D | rk3188.dtsi | 171 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0>;
|
| H A D | rk3066a.dtsi | 161 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0>;
|