/openbmc/linux/Documentation/devicetree/bindings/watchdog/ |
H A D | qcom-wdt.yaml | 21 - qcom,apss-wdt-ipq5018 22 - qcom,apss-wdt-ipq5332 23 - qcom,apss-wdt-ipq9574 24 - qcom,apss-wdt-msm8994 25 - qcom,apss-wdt-qcm2290 26 - qcom,apss-wdt-qcs404 27 - qcom,apss-wdt-sa8775p 28 - qcom,apss-wdt-sc7180 29 - qcom,apss-wdt-sc7280 30 - qcom,apss-wdt-sc8180x [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/mailbox/ |
H A D | qcom,apcs-kpss-global.yaml | 28 - qcom,sc7180-apss-shared 29 - qcom,sc8180x-apss-shared 30 - qcom,sm8150-apss-shared 31 - const: qcom,sdm845-apss-shared 49 - qcom,sdm845-apss-shared 144 - qcom,sdm845-apss-shared
|
H A D | qcom-ipcc.yaml | 16 entity on the Application Processor Subsystem (APSS) that wants to listen to
|
/openbmc/linux/drivers/mailbox/ |
H A D | qcom-apcs-ipc-mailbox.c | 33 .offset = 8, .clk_name = "qcom,apss-ipq6018-clk" 155 { .compatible = "qcom,sdm845-apss-shared", .data = &apps_shared_apcs_data }, 163 { .compatible = "qcom,sc7180-apss-shared", .data = &apps_shared_apcs_data }, 164 { .compatible = "qcom,sc8180x-apss-shared", .data = &apps_shared_apcs_data }, 165 { .compatible = "qcom,sm8150-apss-shared", .data = &apps_shared_apcs_data },
|
H A D | qcom-ipcc.c | 42 * @base: Base address of the IPCC frame associated to APSS
|
/openbmc/linux/drivers/clk/qcom/ |
H A D | apss-ipq6018.c | 13 #include <dt-bindings/clock/qcom,apss-ipq.h> 98 .name = "qcom,apss-ipq6018-clk", 104 MODULE_DESCRIPTION("QCOM APSS IPQ 6018 CLK Driver");
|
H A D | apss-ipq-pll.c | 12 * Even though APSS PLL type is of existing one (like Huayra), its offsets 14 * PLL is specific to APSS, so lets the define the same. 209 .name = "qcom-ipq-apss-pll", 215 MODULE_DESCRIPTION("Qualcomm technology Inc APSS ALPHA PLL Driver");
|
H A D | Kconfig | 123 tristate "IPQ APSS PLL" 125 Support for APSS PLL on ipq devices. The APSS PLL is the main 131 tristate "IPQ APSS Clock Controller" 136 Support for APSS clock controller on IPQ platforms. The 137 APSS clock controller manages the Mux and enable block that feeds the
|
H A D | Makefile | 24 obj-$(CONFIG_IPQ_APSS_PLL) += apss-ipq-pll.o 25 obj-$(CONFIG_IPQ_APSS_6018) += apss-ipq6018.o
|
H A D | gcc-ipq4019.c | 80 * Contains index for safe clock during APSS freq change. 124 * Round rate function for APSS CPU PLL Clock divider. 146 * Clock set rate function for APSS CPU PLL Clock divider. 175 * Clock frequency calculation function for APSS CPU PLL Clock divider.
|
/openbmc/linux/Documentation/devicetree/bindings/soc/qcom/ |
H A D | qcom,rpm-master-stats.yaml | 15 spanning a single subsystem (e.g. APSS, ADSP, CDSP). All of the RPM decisions 63 qcom,master-names = "APSS",
|
/openbmc/linux/Documentation/devicetree/bindings/interrupt-controller/ |
H A D | qcom,mpm.yaml | 16 monitors the interrupts when the system is asleep, wakes up the APSS when 36 Specify the IRQ used by RPM to wakeup APSS.
|
/openbmc/linux/arch/arm64/boot/dts/qcom/ |
H A D | ipq5332.dtsi | 8 #include <dt-bindings/clock/qcom,apss-ipq.h> 326 compatible = "qcom,apss-wdt-ipq5332", "qcom,kpss-wdt";
|
H A D | ipq9574.dtsi | 9 #include <dt-bindings/clock/qcom,apss-ipq.h> 643 compatible = "qcom,apss-wdt-ipq9574", "qcom,kpss-wdt";
|
/openbmc/skeleton/configs/ |
H A D | Palmetto.py | 57 0x3A: "<inventory_root>/system/chassis/apss",
|
H A D | Romulus.py | 66 "<inventory_root>/system/chassis/motherboard/apss": { 481 # 0x10 : '<inventory_root>/system/chassis/motherboard/apss',
|
H A D | Witherspoon.py | 67 "<inventory_root>/system/chassis/motherboard/apss": { 526 0x10: "<inventory_root>/system/chassis/motherboard/apss",
|
H A D | Garrison.py | 68 "<inventory_root>/system/chassis/motherboard/apss": { 527 0xB2: "<inventory_root>/system/chassis/motherboard/apss",
|
H A D | Firestone.py | 68 "<inventory_root>/system/chassis/motherboard/apss": { 527 0xB2: "<inventory_root>/system/chassis/motherboard/apss",
|
H A D | Barreleye.py | 85 "<inventory_root>/system/chassis/motherboard/apss": { 523 0x3A: "<inventory_root>/system/chassis/motherboard/apss",
|
/openbmc/openbmc-test-automation/data/ |
H A D | Palmetto.py | 299 "<inventory_root>/system/chassis/motherboard/apss": { 333 0x3A: "<inventory_root>/system/chassis/apss",
|
H A D | Witherspoon.py | 69 "<inventory_root>/system/chassis/motherboard/apss": { 528 0x10: "<inventory_root>/system/chassis/motherboard/apss",
|
H A D | Romulus.py | 68 "<inventory_root>/system/chassis/motherboard/apss": { 485 # 0x10 : '<inventory_root>/system/chassis/motherboard/apss',
|
/openbmc/linux/arch/arm/boot/dts/aspeed/ |
H A D | aspeed-bmc-opp-mowgli.dts | 374 /* APSS */ 426 /* APSS */
|
/openbmc/phosphor-mrw-tools/ |
H A D | inventory.pl | 28 "chip-apss-psoc" => 1);
|