Home
last modified time | relevance | path

Searched +full:36 +full:- +full:41 (Results 1 – 25 of 1046) sorted by relevance

12345678910>>...42

/openbmc/linux/Documentation/translations/zh_CN/core-api/
H A Dpacking.rst1 .. SPDX-License-Identifier: GPL-2.0+
3 .. include:: ../disclaimer-zh_CN.rst
5 :Original: Documentation/core-api/packing.rst
22 --------
42 --------
46 - 将一个CPU可使用的数字打包到内存缓冲区中（具有硬件约束/特殊性）。
47 - 将内存缓冲区（具有硬件约束/特殊性）解压缩为一个CPU可使用的数字。
61 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
75 56 57 58 59 60 61 62 63 48 49 50 51 52 53 54 55 40 41 42 43 44 45 46 47 32 33 34 35 36 37 38 39
87 39 38 37 36 35 34 33 32 47 46 45 44 43 42 41 40 55 54 53 52 51 50 49 48 63 62 61 60 59 58 57 56
[all …]
/openbmc/linux/Documentation/core-api/
H A Dpacking.rst6 -----------------
10 One can memory-map a pointer to a carefully crafted struct over the hardware
23 were performed byte-by-byte. Also the code can easily get cluttered, and the
24 high-level idea might get lost among the many bit shifts required.
25 Many drivers take the bit-shifting approach and then attempt to reduce the
30 ------------
34 - Packing a CPU-usable number into a memory buffer (with hardware
36 - Unpacking a memory buffer (which has hardware constraints/quirks)
37 into a CPU-usable number.
55 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
[all …]
/openbmc/openbmc/meta-openembedded/meta-networking/recipes-support/iftop/iftop/
H A Diftop-1.0-gcc10.patch3 "extern" declaration, see also: https://gcc.gnu.org/gcc-10/porting_to.html
6 …uild/BUILD/iftop-1.0pre4/ui_common.h:36: multiple definition of `screen_list'; iftop.o:/builddir/b…
7 …:/builddir/build/BUILD/iftop-1.0pre4/ui_common.h:38: multiple definition of `peaktotal'; iftop.o:/…
8 …:/builddir/build/BUILD/iftop-1.0pre4/ui_common.h:38: multiple definition of `peakrecv'; iftop.o:/b…
9 …:/builddir/build/BUILD/iftop-1.0pre4/ui_common.h:38: multiple definition of `peaksent'; iftop.o:/b…
10 …o:/builddir/build/BUILD/iftop-1.0pre4/ui_common.h:37: multiple definition of `totals'; iftop.o:/bu…
11 …/builddir/build/BUILD/iftop-1.0pre4/ui_common.h:40: multiple definition of `screen_hash'; iftop.o:…
12 …ild/BUILD/iftop-1.0pre4/ui_common.h:41: multiple definition of `service_hash'; iftop.o:/builddir/b…
13 …uild/BUILD/iftop-1.0pre4/ui_common.h:36: multiple definition of `screen_list'; iftop.o:/builddir/b…
14 …:/builddir/build/BUILD/iftop-1.0pre4/ui_common.h:38: multiple definition of `peaksent'; iftop.o:/b…
[all …]
/openbmc/phosphor-webui/app/assets/icons/
H A Dicon-config.svg1 …-.77l1.92-1.68A2 2 0 0 0 29.3 11l-2.36-4a2 2 0 0 0-1.73-1 2 2 0 0 0-.64.1l-2.43.82a11.35 11.35 0 0…
/openbmc/linux/include/dt-bindings/clock/
H A Dimx8ulp-clock.h1 /* SPDX-License-Identifier: GPL-2.0+ OR MIT */
43 #define IMX8ULP_CLK_SPLL3_VCODIV 36
48 #define IMX8ULP_CLK_SPLL3_PFD2_DIV1_GATE 41
103 #define IMX8ULP_CLK_CGC2_FROSC_DIV2_GATE 36
108 #define IMX8ULP_CLK_AUD_CLK2 41
156 #define IMX8ULP_CLK_DMA1_CH22 36
161 #define IMX8ULP_CLK_DMA1_CH27 41
235 #define IMX8ULP_CLK_DMA2_CH16 36
240 #define IMX8ULP_CLK_DMA2_CH21 41
H A Dexynos5433.h1 /* SPDX-License-Identifier: GPL-2.0 */
40 #define CLK_MOUT_SCLK_MMC0_C 36
45 #define CLK_MOUT_SCLK_UART2 41
237 #define CLK_MOUT_SCLK_DECON_TV_ECLK_A 36
242 #define CLK_MOUT_SCLK_DSIM0_B 41
431 #define CLK_SCLK_UART0 36
436 #define CLK_PCLK_SCI 41
501 #define CLK_SCLK_SECKEY 36
506 #define CLK_SCLK_OTP_CON 41
544 #define CLK_PHYCLK_UFS_RX1_SYMBOL_PHY 36
[all …]
H A Dsamsung,exynosautov9.h1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
48 #define MOUT_CLKCMU_FSYS2_BUS 36
53 #define MOUT_CLKCMU_G3D00_SWITCH 41
221 #define CLK_GOUT_FSYS0_PCIE_GEN3B_4L_CLK 36
290 #define CLK_GOUT_PERIC0_PCLK_4 36
295 #define CLK_GOUT_PERIC0_PCLK_9 41
334 #define CLK_GOUT_PERIC1_PCLK_4 36
339 #define CLK_GOUT_PERIC1_PCLK_9 41
H A Dmt6797-clk.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * Author: Kevin Chen <kevin-cw.chen@mediatek.com>
46 #define CLK_TOP_SYSPLL_D2 36
51 #define CLK_TOP_SYSPLL_D3 41
156 #define CLK_INFRA_MSDC2 36
161 #define CLK_INFRA_CPUM 41
250 #define CLK_MM_DPI_INTERFACE_CLOCK 36
255 #define CLK_MM_DSI0_INTERFACE_CLOCK 41
H A Dast2600-clock.h1 /* SPDX-License-Identifier: GPL-2.0-or-later OR MIT */
52 #define ASPEED_CLK_GATE_EMMCCLK 36
58 #define ASPEED_CLK_GATE_I3C4CLK 41
101 #define ASPEED_RESET_I3C1 41
107 #define ASPEED_RESET_PECI 36
H A Dmt8195-clk.h1 /* SPDX-License-Identifier: (GPL-2.0 OR MIT) */
4 * Author: Chun-Jie Chen <chun-jie.chen@mediatek.com>
48 #define CLK_TOP_PWRAP_ULPOSC 36
53 #define CLK_TOP_DPI 41
297 #define CLK_INFRA_AO_MSDC1_SRC 36
302 #define CLK_INFRA_AO_DEBUGSYS 41
469 #define CLK_VPP0_MDP_COLOR 36
474 #define CLK_VPP0_WARP1_MDP_DL_ASYNC 41
580 #define CLK_VPP1_SVPP2_MDP_RSZ 36
585 #define CLK_VPP1_SVPP3_MDP_TDSHP 41
[all …]
H A Dmt2701-clk.h1 /* SPDX-License-Identifier: GPL-2.0-only */
46 #define CLK_TOP_UNIVPLL3_D8 36
51 #define CLK_TOP_MMPLL 41
258 #define CLK_PERI_NFI_ECC 36
263 #define CLK_PERI_HOST89_DVD 41
312 #define CLK_AUD_AFE_MRGIF 36
318 #define CLK_AUD_MMIF_UL5 41
468 #define CLK_BDP_RX_CSCL_N 36
473 #define CLK_BDP_RX_DP 41
H A Dmediatek,mt8188-clk.h1 /* SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) */
47 #define CLK_TOP_DP 36
52 #define CLK_TOP_USB_TOP 41
255 #define CLK_INFRA_AO_MSDC1_SRC 36
260 #define CLK_INFRA_AO_DEBUGSYS 41
395 #define CLK_VPP0_MDP_COLOR 36
400 #define CLK_VPP0_WARP0_RELAY 41
476 #define CLK_VPP1_SVPP3_MDP_HDR 36
481 #define CLK_VPP1_VPP0_DL_ASYNC 41
699 #define CLK_VDO1_PADDING5 36
[all …]
H A Dexynos7885.h1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
47 #define CLK_DOUT_PERI_USI2 36
52 #define CLK_GOUT_PERI_UART1 41
125 #define CLK_GOUT_USI1_PCLK 36
130 #define CLK_GOUT_SYSREG_PERI_PCLK 41
H A Dmt7986-clk.h1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
59 #define CLK_TOP_F_26M_ADC_SEL 36
64 #define CLK_TOP_ARM_DB_MAIN_SEL 41
126 #define CLK_INFRA_SPI1_CK 36
131 #define CLK_INFRA_MSDC_HCK_CK 41
H A Dsprd,sc9860-clk.h1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
70 #define CLK_RPLL1_468M 36
75 #define CLK_DPLL0_50M 41
142 #define CLK_DEBOUNCE 36
200 #define CLK_AUX2_EB 36
205 #define CLK_AP_TMR1_EB 41
345 #define CLK_D0_IF_AXI_GATE 36
350 #define CLK_D0IF_IN_D_EN 41
/openbmc/linux/drivers/staging/media/rkvdec/
H A Drkvdec-h264.c1 // SPDX-License-Identifier: GPL-2.0
9 * Jeffy Chen <jeffy.chen@rock-chips.com>
12 #include <media/v4l2-h264.h>
13 #include <media/v4l2-mem2mem.h>
16 #include "rkvdec-regs.h"
133 /* Table 9-12 – Values of variables m and n for ctxIdx from 0 to 10 */
134 CABAC_ENTRY(0, 20, -15, 20, -15, 20, -15, 20, -15),
137 CABAC_ENTRY(3, 20, -15, 20, -15, 20, -15, 20, -15),
140 CABAC_ENTRY(6, -28, 127, -28, 127, -28, 127, -28, 127),
141 CABAC_ENTRY(7, -23, 104, -23, 104, -23, 104, -23, 104),
[all …]
/openbmc/linux/arch/alpha/lib/
H A Dcopy_user.S1 /* SPDX-License-Identifier: GPL-2.0 */
9 * Notably, we have to make sure that $0 is always up-to-date and
21 .long 99b - .; \
22 lda $31, $exitin-99b($31); \
28 .long 99b - .; \
29 lda $31, $exitout-99b($31); \
41 beq $3,$36
56 beq $0,$41
58 $36:
78 beq $0,$41
[all …]
/openbmc/linux/drivers/gpu/drm/omapdrm/dss/
H A Ddispc_coefs.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2011 Texas Instruments Incorporated - https://www.ti.com/
14 { 0, -4, 123, 9, 0 },
15 { 0, -4, 108, 24, 0 },
16 { 0, -2, 87, 43, 0 },
18 { 0, 43, 87, -2, 0 },
19 { 0, 24, 108, -4, 0 },
20 { 0, 9, 123, -4, 0 },
26 { 0, -2, 100, 30, 0 },
27 { 0, -2, 83, 47, 0 },
[all …]
/openbmc/linux/drivers/video/fbdev/omap2/omapfb/dss/
H A Ddispc_coefs.c1 // SPDX-License-Identifier: GPL-2.0-only
16 { 0, -4, 123, 9, 0 },
17 { 0, -4, 108, 24, 0 },
18 { 0, -2, 87, 43, 0 },
20 { 0, 43, 87, -2, 0 },
21 { 0, 24, 108, -4, 0 },
22 { 0, 9, 123, -4, 0 },
28 { 0, -2, 100, 30, 0 },
29 { 0, -2, 83, 47, 0 },
31 { 0, 47, 83, -2, 0 },
[all …]
/openbmc/linux/drivers/staging/media/ipu3/
H A Dipu3-tables.c1 // SPDX-License-Identifier: GPL-2.0
4 #include "ipu3-tables.h"
25 { 0, 0, 122, 7, 7, -1, 0 },
26 { 0, -3, 122, 7, 10, -1, 0 },
27 { 0, -5, 121, 7, 14, -2, 0 },
28 { 0, -7, 120, 7, 18, -3, 0 },
29 { 0, -9, 118, 7, 23, -4, 0 },
30 { 0, -11, 116, 7, 27, -4, 0 },
31 { 0, -12, 113, 7, 32, -5, 0 },
32 { 0, -13, 110, 7, 37, -6, 0 },
[all …]
/openbmc/linux/drivers/mfd/
H A Dqcom_rpm.c1 // SPDX-License-Identifier: GPL-2.0-only
18 #include <dt-bindings/mfd/qcom-rpm.h>
58 #define RPM_STATUS_REG(rpm, i) ((rpm)->status_regs + (i) * 4)
59 #define RPM_CTRL_REG(rpm, i) ((rpm)->ctrl_regs + (i) * 4)
60 #define RPM_REQ_REG(rpm, i) ((rpm)->req_regs + (i) * 4)
83 [QCOM_RPM_APPS_FABRIC_ARB] = { 41, 22, 21, 12 },
97 [QCOM_RPM_PM8921_SMPS6] = { 126, 41, 35, 2 },
98 [QCOM_RPM_PM8921_SMPS7] = { 128, 43, 36, 2 },
103 [QCOM_RPM_PM8921_LDO4] = { 138, 53, 41, 2 },
167 [QCOM_RPM_SYS_FABRIC_CLK] = { 36, 16, 9, 1 },
[all …]
/openbmc/openbmc/poky/bitbake/lib/toaster/toastergui/static/fonts/
H A Dglyphicons-halflings-regular.svg2 <!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN" "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd" >
6 <font id="glyphicons_halflingsregular" horiz-adv-x="1200" >
7 <font-face units-per-em="1200" ascent="960" descent="-240" />
8 <missing-glyph horiz-adv-x="500" />
9 <glyph horiz-adv-x="0" />
10 <glyph horiz-adv-x="400" />
12 …-1.5t30 -3.5l11 -1q10 -2 17.5 -10.5t7.5 -18.5v-224l158 158q7 7 18 8t19 -6l106 -106q7 -8 6 -19t-8 -…
13 …-14.5t14.5 -35.5v-350h350q21 0 35.5 -14.5t14.5 -35.5v-200q0 -21 -14.5 -35.5t-35.5 -14.5h-350v-350q…
15 …-5t-5.5 -13l-364 -364q-6 -6 -11 -18h268q10 0 13 -6t-3 -14l-120 -160q-6 -8 -18 -14t-22 -6h-125v-100…
16 <glyph unicode="&#x2000;" horiz-adv-x="650" />
[all …]
/openbmc/linux/arch/riscv/boot/dts/starfive/
H A Djh7110-pinfunc.h1 /* SPDX-License-Identifier: GPL-2.0 OR MIT */
12 * | 31 - 24 | 23 - 16 | 15 - 10 | 9 - 8 | 7 - 0 |
19 * gpio nr: gpio number, 0 - 63
66 #define GPOUT_SYS_I2STX0_BCLK 36
71 #define GPOUT_SYS_TDM_TXD 41
186 #define GPOEN_SYS_SPI3_NSSPCTL 36
191 #define GPOEN_SYS_SPI4_NSSP 41
246 #define GPI_SYS_TDM_RXD 36
251 #define GPI_SYS_SDIO1_CD 41
/openbmc/u-boot/doc/device-tree-bindings/pinctrl/
H A Dmarvell,armada-cp110-pinctrl.txt4 -------------------------------------------------------------------------------
6 -------------------------------------------------------------------------------
13 6 DEV_AD[11] - GE0_TXD[3] SPI0_CSn[2]
14 7 DEV_AD[10] - GE0_TXD[2] SPI0_CSn[1]
15 8 DEV_AD[9] - GE0_TXD[1] SPI0_CSn[0]
16 9 DEV_AD[8] - GE0_TXD[0] SPI0_MOSI
17 10 DEV_READYn - GE0_TXCTL SPI0_MISO
18 11 DEV_WEn[1] - GE0_TXCLKOUT SPI0_CLK
22 15 DEV_AD[7] - SPI1_MOSI -
23 16 DEV_AD[6] - SPI1_CLK -
[all …]
/openbmc/linux/drivers/media/v4l2-core/
H A Dv4l2-vp9.c1 // SPDX-License-Identifier: GPL-2.0
12 #include <media/v4l2-vp9.h>
21 { 72, 35, 36, 149, 68, 206, 68, 63, 105 }, /*left = d135*/
28 { 63, 36, 126, 146, 123, 158, 60, 90, 96 }, /*left = dc */
32 { 46, 41, 76, 140, 63, 184, 69, 112, 57 }, /*left = d135*/
37 { 36, 61, 116, 114, 128, 162, 80, 125, 82 }, /*left = tm */
50 { 103, 26, 36, 129, 132, 201, 83, 80, 93 }, /*left = dc */
57 { 77, 19, 29, 112, 142, 228, 55, 66, 36 }, /*left = d207*/
67 { 35, 19, 12, 135, 87, 209, 41, 45, 167 }, /*left = d153*/
74 { 36, 23, 27, 165, 149, 166, 54, 64, 118 }, /*left = h */
[all …]

12345678910>>...42