Home
last modified time | relevance | path

Searched +full:3200 +full:v (Results 1 – 25 of 38) sorted by relevance

12

/openbmc/linux/tools/testing/selftests/drivers/net/mlxsw/
H A Dtc_sample.sh63 ip -4 route add default vrf v$h1 nexthop via 192.0.2.2
68 ip -4 route del default vrf v$h1 nexthop via 192.0.2.2
77 ip -4 route add default vrf v$h2 nexthop via 198.51.100.2
82 ip -4 route del default vrf v$h2 nexthop via 198.51.100.2
95 ip -4 route add default vrf v${h3}_bond nexthop via 192.0.2.18
100 ip -4 route del default vrf v${h3}_bond nexthop via 192.0.2.18
116 ip -4 route add default vrf v${h4}_bond nexthop via 198.51.100.18
121 ip -4 route del default vrf v${h4}_bond nexthop via 198.51.100.18
238 ip vrf exec v$h1 $MZ $h1 -c 320000 -d 100usec -p 64 -A 192.0.2.1 \
338 ip vrf exec v$h1 $MZ $h1 -c 3200 -d 1msec -p 64 -A 192.0.2.1 \
[all …]
/openbmc/linux/drivers/regulator/
H A Dda903x-regulator.c373 DA9030_LDO( 1, 1200, 3200, 100, LDO1, 0, 5, RCTL12, 1),
374 DA9030_LDO( 2, 1800, 3200, 100, LDO23, 0, 4, RCTL12, 2),
375 DA9030_LDO( 3, 1800, 3200, 100, LDO23, 4, 4, RCTL12, 3),
376 DA9030_LDO( 4, 1800, 3200, 100, LDO45, 0, 4, RCTL12, 4),
377 DA9030_LDO( 5, 1800, 3200, 100, LDO45, 4, 4, RCTL12, 5),
378 DA9030_LDO( 6, 1800, 3200, 100, LDO6, 0, 4, RCTL12, 6),
379 DA9030_LDO( 7, 1800, 3200, 100, LDO78, 0, 4, RCTL12, 7),
380 DA9030_LDO( 8, 1800, 3200, 100, LDO78, 4, 4, RCTL22, 0),
381 DA9030_LDO( 9, 1800, 3200, 100, LDO912, 0, 4, RCTL22, 1),
382 DA9030_LDO(10, 1800, 3200, 100, LDO1011, 0, 4, RCTL22, 2),
[all …]
/openbmc/linux/Documentation/devicetree/bindings/media/i2c/
H A Dsony,imx214.yaml14 an active array size of 4224H x 3200V. It is programmable through an I2C
42 description: Chip digital IO regulator (1.8V).
45 description: Chip analog regulator (2.7V).
48 description: Chip digital core regulator (1.12V).
/openbmc/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dsmu10_hwmgr.c146 table_clk_vlt->entries[0].v = 0; in smu10_init_dynamic_state_adjustment_rule_settings()
148 table_clk_vlt->entries[1].v = 1; in smu10_init_dynamic_state_adjustment_rule_settings()
150 table_clk_vlt->entries[2].v = 2; in smu10_init_dynamic_state_adjustment_rule_settings()
152 table_clk_vlt->entries[3].v = 3; in smu10_init_dynamic_state_adjustment_rule_settings()
154 table_clk_vlt->entries[4].v = 4; in smu10_init_dynamic_state_adjustment_rule_settings()
156 table_clk_vlt->entries[5].v = 5; in smu10_init_dynamic_state_adjustment_rule_settings()
158 table_clk_vlt->entries[6].v = 6; in smu10_init_dynamic_state_adjustment_rule_settings()
160 table_clk_vlt->entries[7].v = 7; in smu10_init_dynamic_state_adjustment_rule_settings()
435 { 600, 3200},
441 { 722, 3200},
[all …]
/openbmc/linux/drivers/ufs/host/
H A Dufs-exynos.h41 #define TX_LINERESET_N(v) (((v) >> 10) & 0xFF) argument
43 #define TX_LINERESET_P(v) (((v) >> 12) & 0xFF) argument
46 #define TX_OV_SLEEP_CNT(v) (((v) >> 5) & 0x7F) argument
48 #define TX_HIGH_Z_CNT_H(v) (((v) >> 8) & 0xF) argument
50 #define TX_HIGH_Z_CNT_L(v) ((v) & 0xFF) argument
52 #define TX_BASE_NVAL_L(v) ((v) & 0xFF) argument
54 #define TX_BASE_NVAL_H(v) (((v) >> 8) & 0xFF) argument
56 #define TX_GRAN_NVAL_L(v) ((v) & 0xFF) argument
58 #define TX_GRAN_NVAL_H(v) (((v) >> 8) & 0x3) argument
66 #define TX_LINE_RESET_TIME 3200
[all …]
/openbmc/u-boot/include/
H A Dfsl_sec.h16 #define sec_out32(a, v) out_le32(a, v) argument
22 #define sec_out32(a, v) out_be32(a, v) argument
48 #define RTSDCTL_ENT_DLY_MIN 3200
248 #define CAAM_SMCJR(v, jr) (JR_BASE_ADDR(jr) + SM_OFFSET(v) + SM_CMD(v)) argument
250 #define CAAM_SMCSJR(v, jr) (JR_BASE_ADDR(jr) + SM_OFFSET(v) + SM_STATUS(v)) argument
252 #define CAAM_SMAPJR(v, jr, y) \ argument
253 (JR_BASE_ADDR(jr) + SM_OFFSET(v) + SM_PERM(v) + y * 16)
255 #define CAAM_SMAG2JR(v, jr, y) \ argument
256 (JR_BASE_ADDR(jr) + SM_OFFSET(v) + SM_GROUP2(v) + y * 16)
258 #define CAAM_SMAG1JR(v, jr, y) \ argument
[all …]
/openbmc/u-boot/drivers/power/
H A Daxp209.c116 * steeply at 0.0167 V/uS. in axp_set_aldo3()
167 2700, 2800, 3000, 3100, 3200, 3300 in axp_set_aldo4()
/openbmc/linux/drivers/power/supply/
H A Dab8500-bm.h122 #define ADC_CH_BKBAT_MAX 3200
180 * Note that the following 5 values 2.7v, 2.9v, 3.0v, 3.2v, 3.3v
/openbmc/linux/Documentation/devicetree/bindings/leds/backlight/
H A Dqcom-wled.yaml87 2400, 3200, 4800, 9600 ]
91 V; Over-voltage protection limit.
/openbmc/linux/drivers/misc/mei/
H A Dhw-me-regs.h24 #define MEI_DEV_ID_ICH9_3200 0x29F4 /* 3200/3210 Server */
87 #define MEI_DEV_ID_CMP_V 0xA3BA /* Comet Point Lake V */
/openbmc/linux/arch/arm/boot/dts/qcom/
H A Dqcom-apq8074-dragonboard.dts132 power-source = <PM8941_GPIO_S3>; /* 1.8V */
166 qcom,switching-freq = <3200>;
/openbmc/openpower-vpd-parser/vpd-manager/src/
H A Disdimm_parser.cpp176 //(128GB 2RX4(8GX72) IS RDIMM 36*(16GBIT, 2H),1.2V 288PIN,1.2" ROHS) - NA in getDDR4FruNumber()
185 // 5 - DDR4-3200 in getDDR4FruNumber()
/openbmc/smbios-mdr/include/
H A Dcpu.hpp178 {0xa1, "Quad-Core Intel Xeon processor 3200 Series"},
269 {0x200, "RISC-V RV32"},
270 {0x201, "RISC-V RV64"},
271 {0x202, "RISC-V RV128"},
/openbmc/linux/drivers/zorro/
H A Dzorro.ids346 2100 Viper Mk V/E-Matrix 530 [Accelerator and RAM Expansion]
348 2400 Viper Mk V/E-Matrix 530 [SCSI Host Adapter and IDE Interface]
426 3200 CyberVision64-3D Prototype [Graphics Card]
/openbmc/linux/sound/soc/codecs/
H A Dab8500-codec.c369 SND_SOC_DAPM_REGULATOR_SUPPLY("V-AUD", 0, 0),
370 SND_SOC_DAPM_REGULATOR_SUPPLY("V-AMIC1", 0, 0),
371 SND_SOC_DAPM_REGULATOR_SUPPLY("V-AMIC2", 0, 0),
372 SND_SOC_DAPM_REGULATOR_SUPPLY("V-DMIC", 0, 0),
571 SND_SOC_DAPM_MIXER("MIC1A V-AMICx Enable",
574 SND_SOC_DAPM_MIXER("MIC1B V-AMICx Enable",
596 SND_SOC_DAPM_MIXER("MIC2 V-AMICx Enable", AB8500_ANACONF2,
745 {"Main Supply", NULL, "V-AUD"},
882 {"MIC2 V-AMICx Enable", NULL, "Mic 2"},
893 {"Mic 2 or LINR Select", "Mic 2", "MIC2 V-AMICx Enable"},
[all …]
/openbmc/linux/drivers/gpu/drm/radeon/
H A Dradeon_audio.c62 u32 reg, u32 v) in radeon_audio_wreg() argument
64 WREG32(reg, v); in radeon_audio_wreg()
296 u32 reg, u32 v) in radeon_audio_endpoint_wreg() argument
299 rdev->audio.funcs->endpoint_wreg(rdev, offset, reg, v); in radeon_audio_endpoint_wreg()
725 return (div - 96) * 100 + 3200; in radeon_audio_decode_dfs_div()
/openbmc/linux/Documentation/admin-guide/media/
H A Dgspca-cardlist.rst239 sunplus 06d6:0041 Aashima Technology B.V.
272 sunplus 08ca:2022 Aiptek Slim 3200
442 spca506 99fa:8988 Grandtec V.cap
/openbmc/linux/drivers/scsi/
H A Dscsi_devinfo.c64 {"DENON", "DRD-25X", "V", BLIST_NOLUN}, /* locks up */
261 {"WangDAT", "Model 3200", "02.2", BLIST_SELECT_NO_ATN},
629 static int devinfo_seq_show(struct seq_file *m, void *v) in devinfo_seq_show() argument
631 struct double_list *dl = v; in devinfo_seq_show()
668 static void *devinfo_seq_next(struct seq_file *m, void *v, loff_t *ppos) in devinfo_seq_next() argument
670 struct double_list *dl = v; in devinfo_seq_next()
691 static void devinfo_seq_stop(struct seq_file *m, void *v) in devinfo_seq_stop() argument
693 kfree(v); in devinfo_seq_stop()
756 "Given scsi_dev_flags=vendor:model:flags[,v:m:f] add black/white"
/openbmc/linux/drivers/comedi/drivers/
H A Damplc_pci230.c62 * 0 => [-10, +10] V
63 * 1 => [-5, +5] V
64 * 2 => [-2.5, +2.5] V
65 * 3 => [-1.25, +1.25] V
66 * 4 => [0, 10] V
67 * 5 => [0, 5] V
68 * 6 => [0, 2.5] V
122 * 0 => [0, 10] V
123 * 1 => [-10, +10] V
832 * Set range - see analogue output range table; 0 => unipolar 10V, in pci230_ao_insn_write()
[all …]
/openbmc/linux/drivers/block/
H A Dfloppy.c466 { 3200,20,2,80,0,0x1C,0x20,0xCF,0x2C,"h1600" }, /* 23 1.6MB 5.25" */
475 { 3200,20,2,80,0,0x1C,0x00,0xCF,0x2C,"H1600" }, /* 31 1.6MB 3.5" */
3661 struct floppy_struct v; in compat_set_geometry() local
3671 memset(&v, 0, sizeof(struct floppy_struct)); in compat_set_geometry()
3672 if (copy_from_user(&v, arg, offsetof(struct floppy_struct, name))) in compat_set_geometry()
3679 &v, drive, type, bdev); in compat_set_geometry()
3687 struct compat_floppy_struct v; in compat_get_prm() local
3691 memset(&v, 0, sizeof(v)); in compat_get_prm()
3699 memcpy(&v, p, offsetof(struct floppy_struct, name)); in compat_get_prm()
3701 if (copy_to_user(arg, &v, sizeof(struct compat_floppy_struct))) in compat_get_prm()
[all …]
/openbmc/qemu/include/standard-headers/drm/
H A Ddrm_fourcc.h237 #define DRM_FORMAT_YUYV fourcc_code('Y', 'U', 'Y', 'V') /* [31:0] Cr0:Y1:Cb0:Y0 8:8:8:8 little end…
238 #define DRM_FORMAT_YVYU fourcc_code('Y', 'V', 'Y', 'U') /* [31:0] Cb0:Y1:Cr0:Y0 8:8:8:8 little end…
239 #define DRM_FORMAT_UYVY fourcc_code('U', 'Y', 'V', 'Y') /* [31:0] Y1:Cr0:Y0:Cb0 8:8:8:8 little end…
240 #define DRM_FORMAT_VYUY fourcc_code('V', 'Y', 'U', 'Y') /* [31:0] Y1:Cb0:Y0:Cr0 8:8:8:8 little end…
242 #define DRM_FORMAT_AYUV fourcc_code('A', 'Y', 'U', 'V') /* [31:0] A:Y:Cb:Cr 8:8:8:8 little endian …
243 #define DRM_FORMAT_AVUY8888 fourcc_code('A', 'V', 'U', 'Y') /* [31:0] A:Cr:Cb:Y 8:8:8:8 little endi…
244 #define DRM_FORMAT_XYUV8888 fourcc_code('X', 'Y', 'U', 'V') /* [31:0] X:Y:Cb:Cr 8:8:8:8 little endi…
245 #define DRM_FORMAT_XVUY8888 fourcc_code('X', 'V', 'U', 'Y') /* [31:0] X:Cr:Cb:Y 8:8:8:8 little endi…
246 #define DRM_FORMAT_VUY888 fourcc_code('V', 'U', '2', '4') /* [23:0] Cr:Cb:Y 8:8:8 little endian */
247 #define DRM_FORMAT_VUY101010 fourcc_code('V', 'U', '3', '0') /* Y followed by U then V, 10:10:10. N…
[all …]
/openbmc/linux/include/uapi/drm/
H A Ddrm_fourcc.h238 #define DRM_FORMAT_YUYV fourcc_code('Y', 'U', 'Y', 'V') /* [31:0] Cr0:Y1:Cb0:Y0 8:8:8:8 little end…
239 #define DRM_FORMAT_YVYU fourcc_code('Y', 'V', 'Y', 'U') /* [31:0] Cb0:Y1:Cr0:Y0 8:8:8:8 little end…
240 #define DRM_FORMAT_UYVY fourcc_code('U', 'Y', 'V', 'Y') /* [31:0] Y1:Cr0:Y0:Cb0 8:8:8:8 little end…
241 #define DRM_FORMAT_VYUY fourcc_code('V', 'Y', 'U', 'Y') /* [31:0] Y1:Cb0:Y0:Cr0 8:8:8:8 little end…
243 #define DRM_FORMAT_AYUV fourcc_code('A', 'Y', 'U', 'V') /* [31:0] A:Y:Cb:Cr 8:8:8:8 little endian …
244 #define DRM_FORMAT_AVUY8888 fourcc_code('A', 'V', 'U', 'Y') /* [31:0] A:Cr:Cb:Y 8:8:8:8 little endi…
245 #define DRM_FORMAT_XYUV8888 fourcc_code('X', 'Y', 'U', 'V') /* [31:0] X:Y:Cb:Cr 8:8:8:8 little endi…
246 #define DRM_FORMAT_XVUY8888 fourcc_code('X', 'V', 'U', 'Y') /* [31:0] X:Cr:Cb:Y 8:8:8:8 little endi…
247 #define DRM_FORMAT_VUY888 fourcc_code('V', 'U', '2', '4') /* [23:0] Cr:Cb:Y 8:8:8 little endian */
248 #define DRM_FORMAT_VUY101010 fourcc_code('V', 'U', '3', '0') /* Y followed by U then V, 10:10:10. N…
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/
H A Ddisplay_mode_vba_30.c397 struct vba_vars_st *v,
1855 struct vba_vars_st *v = &mode_lib->vba; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() local
1858 unsigned int PrefetchMode = v->PrefetchModePerState[v->VoltageLevel][v->maxMpcComb]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1865 v->WritebackDISPCLK = 0.0; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1866 v->DISPCLKWithRamping = 0; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1867 v->DISPCLKWithoutRamping = 0; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1868 v->GlobalDPPCLK = 0.0; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1870 v->IdealSDPPortBandwidthPerState[v->VoltageLevel][v->maxMpcComb] = dml_min3( in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1871 v->ReturnBusWidth * v->DCFCLK, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1872 v->DRAMSpeedPerState[v->VoltageLevel] * v->NumberOfChannels * v->DRAMChannelWidth, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
[all …]
/openbmc/linux/drivers/iio/addac/
H A Dad74115.c343 1000, 1300, 1800, 2400, 3200, 4200, 5600, 7500,
1122 unsigned int v = 2 * ad74115_adc_gain_tbl[range][0]; in ad74115_get_adc_resistance_offset() local
1125 v *= AD74115_ADC_CODE_HALF; in ad74115_get_adc_resistance_offset()
1127 v *= AD74115_ADC_CODE_MAX; in ad74115_get_adc_resistance_offset()
1129 *val += v; in ad74115_get_adc_resistance_offset()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
H A Ddisplay_mode_vba_31.c1746 struct vba_vars_st *v = &mode_lib->vba; local
1754 if (!v->IgnoreViewportPositioning) {
1782 dml_print("DML::%s: IgnoreViewportPositioning = %d\n", __func__, v->IgnoreViewportPositioning);
1828 struct vba_vars_st *v = &mode_lib->vba; local
1863 MPDEBytesFrame = 128 * (v->GPUVMMaxPageTableLevels - 1);
1884 if (GPUVMEnable == true && v->GPUVMMaxPageTableLevels > 1) {
1898 ExtraDPDEBytesFrame = 128 * (v->GPUVMMaxPageTableLevels - 2);
2000 struct vba_vars_st *v = &mode_lib->vba; local
2007 int PrefetchMode = v->PrefetchModePerState[v->VoltageLevel][v->maxMpcComb];
2009 v->WritebackDISPCLK = 0.0;
[all …]

12