Home
last modified time | relevance | path

Searched full:3120 (Results 1 – 25 of 42) sorted by relevance

12

/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dsdm845-lg-judyln.dts19 reg = <0x0 0x9d400000 0x0 (1440 * 3120 * 4)>;
21 height = <3120>;
/openbmc/linux/Documentation/devicetree/bindings/media/i2c/
H A Dimx258.yaml14 type stacked image sensor with a square pixel array of size 4208 x 3120. It
/openbmc/linux/drivers/platform/x86/
H A Dacerhdf.c181 {"Acer", "Aspire 1410", "v0.3120", 0x55, 0x58, {0x9e, 0x00}, 0},
198 {"Acer", "Aspire 1810TZ", "v0.3120", 0x55, 0x58, {0x9e, 0x00}, 0},
199 {"Acer", "Aspire 1810T", "v0.3120", 0x55, 0x58, {0x9e, 0x00}, 0},
255 {"Packard Bell", "DOTMU", "v0.3120", 0x55, 0x58, {0x9e, 0x00}, 0},
/openbmc/u-boot/board/Seagate/dockstar/
H A Dkwbimage.cfg26 # bit13-0: 0xc30 (3120 DDR2 clks refresh rate)
/openbmc/u-boot/board/cloudengines/pogo_e02/
H A Dkwbimage.cfg27 # bit13-0: 0xc30 (3120 DDR2 clks refresh rate)
/openbmc/u-boot/board/iomega/iconnect/
H A Dkwbimage.cfg23 # bit13-0: 0xc30, (3120 DDR2 clks refresh rate)
/openbmc/u-boot/board/terasic/de0-nano-soc/qts/
H A Dsdram_config.h23 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING2_IF_TREFI 3120
/openbmc/u-boot/board/altera/cyclone5-socdk/qts/
H A Dsdram_config.h40 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING2_IF_TREFI 3120
/openbmc/u-boot/board/Synology/ds109/
H A Dkwbimage.cfg27 # bit13-0: 0xc30 (3120 DDR2 clks refresh rate)
/openbmc/u-boot/board/terasic/de1-soc/qts/
H A Dsdram_config.h44 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING2_IF_TREFI 3120
/openbmc/u-boot/board/terasic/de10-nano/qts/
H A Dsdram_config.h40 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING2_IF_TREFI 3120
/openbmc/u-boot/board/Seagate/goflexhome/
H A Dkwbimage.cfg29 # bit13-0: 0xc30 (3120 DDR2 clks refresh rate)
/openbmc/u-boot/board/terasic/sockit/qts/
H A Dsdram_config.h40 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING2_IF_TREFI 3120
/openbmc/u-boot/board/Marvell/dreamplug/
H A Dkwbimage.cfg24 # bit13-0: 0xc30 (3120 DDR2 clks refresh rate)
/openbmc/u-boot/board/Marvell/sheevaplug/
H A Dkwbimage.cfg23 # bit13-0: 0xc30 (3120 DDR2 clks refresh rate)
/openbmc/u-boot/board/Marvell/guruplug/
H A Dkwbimage.cfg23 # bit13-0: 0xc30 (3120 DDR2 clks refresh rate)
/openbmc/u-boot/board/is1/qts/
H A Dsdram_config.h40 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING2_IF_TREFI 3120
/openbmc/u-boot/board/Marvell/openrd/
H A Dkwbimage.cfg23 # bit13-0: 0xc30 (3120 DDR2 clks refresh rate)
/openbmc/u-boot/board/raidsonic/ib62x0/
H A Dkwbimage.cfg24 # bit13-0: 0xc30, (3120 DDR2 clks refresh rate)
/openbmc/linux/drivers/comedi/drivers/
H A Daddi_apci_3120.c259 * APCI-3120 Rev A boards OSC = 14.29MHz base clock (~70ns)
260 * APCI-3120 Rev B boards OSC = 20MHz base clock (50ns)
1116 MODULE_DESCRIPTION("ADDI-DATA APCI-3120, Analog input board");
/openbmc/u-boot/board/d-link/dns325/
H A Dkwbimage.cfg27 # bit13-0: 0xc30, 3120 DDR2 clks refresh rate
/openbmc/u-boot/board/freescale/vf610twr/
H A Dvf610twr.c113 .tref = 3120, in dram_init()
/openbmc/linux/arch/powerpc/boot/dts/
H A Dmpc832x_rdb.dts303 mdio@3120 {
/openbmc/u-boot/board/toradex/colibri_vf/
H A Dcolibri_vf.c125 .tref = 3120, in dram_init()
/openbmc/linux/arch/powerpc/boot/dts/fsl/
H A Dmpc8569mds.dts359 mdio@3120 {

12