/openbmc/u-boot/arch/arm/mach-sunxi/ |
H A D | clock_sun6i.c | 132 * sun6i: PLL1 rate = ((24000000 * n * k) >> 0) / m (p is ignored) in clock_set_pll1() 133 * sun8i: PLL1 rate = ((24000000 * n * k) >> p) / m in clock_set_pll1() 136 CCM_PLL1_CTRL_N(clk / (24000000 * k / m)) | in clock_set_pll1() 163 /* PLL3 rate = 24000000 * n / m */ in clock_set_pll3() 165 CCM_PLL3_CTRL_N(clk / (24000000 / m)) | CCM_PLL3_CTRL_M(m), in clock_set_pll3() 175 /* PLL3 rate = 24000000 * n / m */ in clock_set_pll3_factors() 201 /* PLL5 rate = 24000000 * n * k / m */ in clock_set_pll5() 202 if (clk > 24000000 * k * max_n / m) { in clock_set_pll5() 204 if (clk > 24000000 * k * max_n / m) in clock_set_pll5() 210 CCM_PLL5_CTRL_N(clk / (24000000 * k / m)) | in clock_set_pll5() [all …]
|
H A D | clock_sun9i.c | 97 CCM_PLL1_CTRL_N(clk / 24000000), in clock_set_pll1() 123 CCM_PLL2_CLOCK_TIME_2 | CCM_PLL2_CTRL_N(clk / 24000000), in clock_set_pll2() 140 | CCM_PLL6_CTRL_N(clk / 24000000), in clock_set_pll6() 155 writel(CCM_PLL12_CTRL_EN | CCM_PLL12_CTRL_N(clk / 24000000), in clock_set_pll12() 167 writel(CCM_PLL4_CTRL_EN | CCM_PLL4_CTRL_N(clk / 24000000), in clock_set_pll4() 208 return ((24000000 * n * k) >> p) / m; in clock_get_pll4_periph0()
|
H A D | clock_sun8i_a83t.c | 89 CCM_PLL1_CTRL_N(clk / 24000000), in clock_set_pll1() 94 CCM_PLL1_CTRL_N(clk / (24000000)), in clock_set_pll1() 113 /* A83T PLL5 DDR rate = 24000000 * (n+1)/(div1+1)/(div2+1) */ in clock_set_pll5() 115 CCM_PLL5_CTRL_N(clk / (24000000)) | in clock_set_pll5() 134 return 24000000 * n / div1 / div2; in clock_get_pll6()
|
H A D | clock_sun50i_h6.c | 70 CCM_PLL1_CTRL_N(clk / 24000000), &ccm->pll1_cfg); in clock_set_pll1() 93 return 24000000 / 4 * n / div1 / div2; in clock_get_pll6()
|
/openbmc/linux/arch/arm64/boot/dts/intel/ |
H A D | keembay-soc.dtsi | 87 clock-frequency = <24000000>; 97 clock-frequency = <24000000>; 107 clock-frequency = <24000000>; 117 clock-frequency = <24000000>;
|
/openbmc/linux/arch/arm/boot/dts/rockchip/ |
H A D | rv1126.dtsi | 83 clock-frequency = <24000000>; 93 clock-frequency = <24000000>; 238 clock-frequency = <24000000>; 283 clock-frequency = <24000000>; 299 clock-frequency = <24000000>; 315 clock-frequency = <24000000>; 331 clock-frequency = <24000000>; 347 clock-frequency = <24000000>;
|
/openbmc/linux/arch/arm64/boot/dts/renesas/ |
H A D | rz-smarc-cru-csi-ov5645.dtsi | 37 clock-frequency = <24000000>; 67 clock-frequency = <24000000>;
|
H A D | aistarvision-mipi-adapter-2.1.dtsi | 60 clock-frequency = <24000000>; 69 clock-frequency = <24000000>;
|
/openbmc/linux/Documentation/devicetree/bindings/media/i2c/ |
H A D | samsung,s5k6a3.yaml | 31 default: 24000000 83 clock-frequency = <24000000>;
|
H A D | samsung,s5k5baf.yaml | 27 default: 24000000 87 clock-frequency = <24000000>;
|
/openbmc/linux/arch/arm64/boot/dts/freescale/ |
H A D | imx8-ss-dma.dtsi | 238 assigned-clock-rates = <24000000>; 250 assigned-clock-rates = <24000000>; 262 assigned-clock-rates = <24000000>; 274 assigned-clock-rates = <24000000>; 289 assigned-clock-rates = <24000000>; 304 assigned-clock-rates = <24000000>;
|
H A D | imx8-ss-lsio.dtsi | 38 assigned-clock-rates = <24000000>; 51 assigned-clock-rates = <24000000>; 64 assigned-clock-rates = <24000000>; 77 assigned-clock-rates = <24000000>;
|
/openbmc/linux/arch/arm/boot/dts/nxp/imx/ |
H A D | imx6ull-dhcom-pdk2.dts | 23 clock-frequency = <24000000>; 134 regulator-max-microvolt = <24000000>; 135 regulator-min-microvolt = <24000000>;
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | rk3036.dtsi | 85 clock-frequency = <24000000>; 97 clock-frequency = <24000000>; 116 clock-frequency = <24000000>; 129 clock-frequency = <24000000>; 142 clock-frequency = <24000000>;
|
H A D | uniphier-ld11-global.dts | 50 regulator-min-microvolt = <24000000>; 51 regulator-max-microvolt = <24000000>;
|
/openbmc/linux/arch/arm/boot/dts/nvidia/ |
H A D | tegra20-plutux.dts | 66 regulator-min-microvolt = <24000000>; 67 regulator-max-microvolt = <24000000>;
|
H A D | tegra20-tec.dts | 75 regulator-min-microvolt = <24000000>; 76 regulator-max-microvolt = <24000000>;
|
H A D | tegra20-medcom-wide.dts | 101 regulator-min-microvolt = <24000000>; 102 regulator-max-microvolt = <24000000>;
|
/openbmc/linux/drivers/clk/at91/ |
H A D | clk-utmi.c | 64 case 24000000: in clk_utmi_prepare() 213 case 24000000: in clk_utmi_sama7g5_prepare() 251 if (parent_rate == 24000000) in clk_utmi_sama7g5_is_prepared()
|
/openbmc/linux/drivers/clk/versatile/ |
H A D | clk-impd1.c | 27 .ref = 24000000, /* 24 MHz */ 45 .ref = 24000000, /* 24 MHz */
|
/openbmc/linux/arch/arm64/boot/dts/socionext/ |
H A D | uniphier-ld11-global.dts | 51 regulator-min-microvolt = <24000000>; 52 regulator-max-microvolt = <24000000>;
|
/openbmc/linux/drivers/media/usb/dvb-usb-v2/ |
H A D | af9035.h | 89 24000000, /* 24.00 MHz */ 103 24000000, /* 24.00 MHz */
|
/openbmc/linux/arch/powerpc/boot/dts/ |
H A D | digsy_mtc.dts | 132 nxp,external-clock-frequency = <24000000>; 139 nxp,external-clock-frequency = <24000000>;
|
/openbmc/linux/arch/arm/boot/dts/qcom/ |
H A D | qcom-ipq4018-jalapeno.dts | 81 spi-max-frequency = <24000000>; 142 spi-max-frequency = <24000000>;
|
/openbmc/linux/Documentation/devicetree/bindings/media/ |
H A D | samsung,s5c73m3.yaml | 36 default: 24000000 132 clock-frequency = <24000000>;
|