Home
last modified time | relevance | path

Searched +full:0 +full:xfd922b00 (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/display/msm/
H A Ddsi-phy-20nm.yaml53 reg = <0xfd922a00 0xd4>,
54 <0xfd922b00 0x2b0>,
55 <0xfd922d80 0x7b>;
61 #phy-cells = <0>;
H A Ddsi-phy-28nm.yaml58 reg = <0xfd922a00 0xd4>,
59 <0xfd922b00 0x2b0>,
60 <0xfd922d80 0x7b>;
66 #phy-cells = <0>;
/openbmc/linux/drivers/gpu/drm/msm/dsi/
H A Ddsi_cfg.c19 .io_offset = 0,
25 { 0x4700000, 0x5800000 },
46 { 0xfd922800, 0xfd922b00 },
66 { 0x1a98000 },
77 { 0x1a94000, 0x1a96000 },
97 { 0xfd998000, 0xfd9a0000 },
114 { 0x994000, 0x996000 },
134 { 0xc994000, 0xc996000 },
153 { 0xc994000, 0xc996000 },
173 { 0xae94000, 0xae96000 }, /* SDM845 / SDM670 */
[all …]
/openbmc/linux/drivers/gpu/drm/msm/dsi/phy/
H A Ddsi_phy_28nm.c39 #define DSI_PHY_28NM_QUIRK_PHY_LP BIT(0)
109 dsi_phy_write_udelay(base + REG_DSI_28nm_PHY_PLL_TEST_CFG, 0x00, 1); in pll_28nm_software_reset()
134 for (i = 0; i < LPFR_LUT_SIZE; i++) in dsi_pll_28nm_clk_set_rate()
145 dsi_phy_write(base + REG_DSI_28nm_PHY_PLL_LPFC1_CFG, 0x70); in dsi_pll_28nm_clk_set_rate()
146 dsi_phy_write(base + REG_DSI_28nm_PHY_PLL_LPFC2_CFG, 0x15); in dsi_pll_28nm_clk_set_rate()
155 refclk_cfg = 0x0; in dsi_pll_28nm_clk_set_rate()
156 frac_n_mode = 0; in dsi_pll_28nm_clk_set_rate()
170 rem = 0; in dsi_pll_28nm_clk_set_rate()
174 sdm_cfg0 = 0x0; in dsi_pll_28nm_clk_set_rate()
175 sdm_cfg0 |= DSI_28nm_PHY_PLL_SDM_CFG0_BYP_DIV(0); in dsi_pll_28nm_clk_set_rate()
[all …]
/openbmc/linux/arch/arm/boot/dts/qcom/
H A Dqcom-msm8226.dtsi23 memory@0 {
25 reg = <0x0 0x0>;
31 #clock-cells = <0>;
37 #clock-cells = <0>;
61 qcom,ipc = <&apcs 8 0>;
113 reg = <0x3000000 0x100000>;
118 reg = <0x0dc00000 0x1900000>;
141 qcom,local-pid = <0>;
165 reg = <0xf9000000 0x1000>,
166 <0xf9002000 0x1000>;
[all …]
H A Dqcom-msm8974.dtsi20 #clock-cells = <0>;
26 #clock-cells = <0>;
33 #size-cells = <0>;
34 interrupts = <GIC_PPI 9 0xf04>;
36 CPU0: cpu@0 {
40 reg = <0>;
108 reg = <0x0 0x0>;
113 interrupts = <GIC_PPI 7 0xf04>;
121 qcom,ipc = <&apcs 8 0>;
144 reg = <0x08000000 0x5100000>;
[all …]