Searched +full:0 +full:xc41 (Results 1 – 9 of 9) sorted by relevance
/openbmc/linux/Documentation/devicetree/bindings/media/ |
H A D | qcom,sm8250-camss.yaml | 113 port@0: 308 reg = <0 0xac6a000 0 0x2000>, 309 <0 0xac6c000 0 0x2000>, 310 <0 0xac6e000 0 0x1000>, 311 <0 0xac70000 0 0x1000>, 312 <0 0xac72000 0 0x1000>, 313 <0 0xac74000 0 0x1000>, 314 <0 0xacb4000 0 0xd000>, 315 <0 0xacc3000 0 0xd000>, 316 <0 0xacd9000 0 0x2200>, [all …]
|
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/oss/ |
H A D | oss_2_4_d.h | 27 #define mmIH_VMID_0_LUT 0xe00 28 #define mmIH_VMID_1_LUT 0xe01 29 #define mmIH_VMID_2_LUT 0xe02 30 #define mmIH_VMID_3_LUT 0xe03 31 #define mmIH_VMID_4_LUT 0xe04 32 #define mmIH_VMID_5_LUT 0xe05 33 #define mmIH_VMID_6_LUT 0xe06 34 #define mmIH_VMID_7_LUT 0xe07 35 #define mmIH_VMID_8_LUT 0xe08 36 #define mmIH_VMID_9_LUT 0xe09 [all …]
|
H A D | oss_3_0_1_d.h | 27 #define mmIH_VMID_0_LUT 0xe00 28 #define mmIH_VMID_1_LUT 0xe01 29 #define mmIH_VMID_2_LUT 0xe02 30 #define mmIH_VMID_3_LUT 0xe03 31 #define mmIH_VMID_4_LUT 0xe04 32 #define mmIH_VMID_5_LUT 0xe05 33 #define mmIH_VMID_6_LUT 0xe06 34 #define mmIH_VMID_7_LUT 0xe07 35 #define mmIH_VMID_8_LUT 0xe08 36 #define mmIH_VMID_9_LUT 0xe09 [all …]
|
H A D | oss_2_0_d.h | 27 #define mmIH_VMID_0_LUT 0xf50 28 #define mmIH_VMID_1_LUT 0xf51 29 #define mmIH_VMID_2_LUT 0xf52 30 #define mmIH_VMID_3_LUT 0xf53 31 #define mmIH_VMID_4_LUT 0xf54 32 #define mmIH_VMID_5_LUT 0xf55 33 #define mmIH_VMID_6_LUT 0xf56 34 #define mmIH_VMID_7_LUT 0xf57 35 #define mmIH_VMID_8_LUT 0xf58 36 #define mmIH_VMID_9_LUT 0xf59 [all …]
|
H A D | oss_3_0_d.h | 27 #define mmIH_VMID_0_LUT 0xe00 28 #define mmIH_VMID_1_LUT 0xe01 29 #define mmIH_VMID_2_LUT 0xe02 30 #define mmIH_VMID_3_LUT 0xe03 31 #define mmIH_VMID_4_LUT 0xe04 32 #define mmIH_VMID_5_LUT 0xe05 33 #define mmIH_VMID_6_LUT 0xe06 34 #define mmIH_VMID_7_LUT 0xe07 35 #define mmIH_VMID_8_LUT 0xe08 36 #define mmIH_VMID_9_LUT 0xe09 [all …]
|
/openbmc/linux/include/linux/mfd/madera/ |
H A D | registers.h | 14 #define MADERA_SOFTWARE_RESET 0x00 15 #define MADERA_HARDWARE_REVISION 0x01 16 #define MADERA_CTRL_IF_CFG_1 0x08 17 #define MADERA_CTRL_IF_CFG_2 0x09 18 #define MADERA_CTRL_IF_CFG_3 0x0A 19 #define MADERA_WRITE_SEQUENCER_CTRL_0 0x16 20 #define MADERA_WRITE_SEQUENCER_CTRL_1 0x17 21 #define MADERA_WRITE_SEQUENCER_CTRL_2 0x18 22 #define MADERA_TONE_GENERATOR_1 0x20 23 #define MADERA_TONE_GENERATOR_2 0x21 [all …]
|
/openbmc/linux/drivers/mfd/ |
H A D | cs47l90-tables.c | 18 { 0x8A, 0x5555 }, 19 { 0x8A, 0xAAAA }, 20 { 0x4CF, 0x0700 }, 21 { 0x171, 0x0003 }, 22 { 0x101, 0x0444 }, 23 { 0x159, 0x0002 }, 24 { 0x120, 0x0444 }, 25 { 0x1D1, 0x0004 }, 26 { 0x1E0, 0xC084 }, 27 { 0x159, 0x0000 }, [all …]
|
H A D | cs47l85-tables.c | 18 { 0x80, 0x0003 }, 19 { 0x213, 0x03E4 }, 20 { 0x177, 0x0281 }, 21 { 0x197, 0x0281 }, 22 { 0x1B7, 0x0281 }, 23 { 0x4B1, 0x010A }, 24 { 0x4CF, 0x0933 }, 25 { 0x36C, 0x011B }, 26 { 0x4B8, 0x1120 }, 27 { 0x4A0, 0x3280 }, [all …]
|
/openbmc/linux/arch/arm64/boot/dts/qcom/ |
H A D | sm8250.dtsi | 81 #clock-cells = <0>; 89 #clock-cells = <0>; 95 #size-cells = <0>; 97 CPU0: cpu@0 { 100 reg = <0x0 0x0>; 101 clocks = <&cpufreq_hw 0>; 108 qcom,freq-domain = <&cpufreq_hw 0>; 110 interconnects = <&gem_noc MASTER_AMPSS_M0 0 &mc_virt SLAVE_EBI_CH0 0>, 116 cache-size = <0x20000>; 122 cache-size = <0x400000>; [all …]
|